1
0
mirror of https://github.com/marqs85/ossc.git synced 2024-06-01 17:41:37 +00:00
ossc/ip
Ari Sundholm 0b495b234c altera_epcq_controller_mod.c: Fix faulty read/write end address check.
In the Flash info structure, the field containing the end address of
the Flash storage is documented to be non-inclusive.

However, when this field is compared to the end address of a read or
write, which is also non-inclusive, it is considered an error that
these two values match, which is incorrect, as this would error out
on an attempt to fully read/write the last page.

Fix this by simply changing the >= comparison into a > one.
2020-11-06 14:55:56 +02:00
..
altera_epcq_controller_mod altera_epcq_controller_mod.c: Fix faulty read/write end address check. 2020-11-06 14:55:56 +02:00
altera_jtag_avalon_master_mod advanced OSD implementation 2020-10-05 23:05:43 +03:00
hw_crc32_qsys replace nios crcCI with hw_crc32 qsys module 2018-10-07 23:38:26 +03:00
i2c_opencores i2c_opencores.[ch], spi_io.[ch]: Improve const correctness. 2020-11-05 19:11:04 +02:00
osd_generator advanced OSD implementation 2020-10-05 23:05:43 +03:00
pll_reconfig make pll_reconfig more robust 2019-10-12 22:56:10 +03:00
pulpino_qsys@b11dd7718e integrate zero-riscy 2018-10-06 13:19:12 +03:00
sc_config Increase max V. Backporch value from 63 to 236 2020-04-07 12:51:36 -07:00