mirror of
https://github.com/tebl/RC6502-Apple-1-Replica.git
synced 2024-12-26 23:29:15 +00:00
Exported schematic to pdf
This commit is contained in:
parent
8ffd6cb400
commit
abe6294f0e
@ -271,6 +271,25 @@ X 4 4 200 -200 100 L 50 50 0 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# SW_Push_SPDT
|
||||
#
|
||||
DEF SW_Push_SPDT SW 0 0 Y N 1 F N
|
||||
F0 "SW" 0 170 50 H V C CNN
|
||||
F1 "SW_Push_SPDT" 0 -200 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
C -80 0 20 0 0 0 N
|
||||
C 80 -100 20 0 0 0 N
|
||||
P 2 0 0 0 0 40 0 120 N
|
||||
C 80 100 20 0 1 0 N
|
||||
P 2 0 1 0 -60 10 100 80 N
|
||||
X A 1 200 100 100 L 50 50 1 1 P
|
||||
X B 2 -200 0 100 R 50 50 1 1 P
|
||||
X C 3 200 -100 100 L 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# SW_SPDT
|
||||
#
|
||||
DEF SW_SPDT SW 0 0 Y N 1 F N
|
||||
|
@ -1,4 +1,4 @@
|
||||
update=22/12/2018 23:01:55
|
||||
update=25/12/2018 17:17:42
|
||||
version=1
|
||||
last_client=kicad
|
||||
[pcbnew]
|
||||
@ -23,8 +23,6 @@ ModuleOutlineThickness=0.150000000000
|
||||
[cvpcb]
|
||||
version=1
|
||||
NetIExt=net
|
||||
[general]
|
||||
version=1
|
||||
[eeschema]
|
||||
version=1
|
||||
LibDir=
|
||||
@ -63,3 +61,15 @@ LibName31=contrib
|
||||
LibName32=valves
|
||||
LibName33=D:/ownCloud/Documents/Projects/RC6502/Templates/rc6502_backplane
|
||||
LibName34=D:/ownCloud/Documents/Projects/RC6502/Templates/mc14495p1
|
||||
[schematic_editor]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
PlotDirectoryName=export
|
||||
SubpartIdSeparator=0
|
||||
SubpartFirstId=65
|
||||
NetFmtName=
|
||||
SpiceForceRefPrefix=0
|
||||
SpiceUseNetNumbers=0
|
||||
LabSize=60
|
||||
[general]
|
||||
version=1
|
||||
|
@ -955,7 +955,6 @@ Text GLabel 6875 6675 2 60 Output ~ 0
|
||||
RDY
|
||||
Text GLabel 2775 6475 0 60 Output ~ 0
|
||||
SYNC
|
||||
NoConn ~ 3500 6275
|
||||
NoConn ~ 6275 7425
|
||||
Text GLabel 5525 6875 0 60 Input ~ 0
|
||||
Phi0
|
||||
@ -1142,4 +1141,15 @@ Wire Wire Line
|
||||
7650 7650 7725 7650
|
||||
Text Notes 11875 10300 0 60 ~ 0
|
||||
RC6502 Debug card, adding bus monitor features and a single step circuit to the\ncomputer in order to aid with software and hardware development. Based on schematic\nincluded in the original Apple 1 manual.
|
||||
$Comp
|
||||
L SW_Push_SPDT SW?
|
||||
U 1 1 5C205A95
|
||||
P 4475 7425
|
||||
F 0 "SW?" H 4475 7595 50 0000 C CNN
|
||||
F 1 "SW_Push_SPDT" H 4475 7225 50 0000 C CNN
|
||||
F 2 "" H 4475 7425 50 0001 C CNN
|
||||
F 3 "" H 4475 7425 50 0001 C CNN
|
||||
1 4475 7425
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$EndSCHEMATC
|
||||
|
BIN
RC6502 Debug/export/RC6502 Debug.pdf
Normal file
BIN
RC6502 Debug/export/RC6502 Debug.pdf
Normal file
Binary file not shown.
Loading…
Reference in New Issue
Block a user