This website requires JavaScript.
Explore
Mirrors
Help
Sign In
Apple-1-HW
/
verilog-apple-one
Watch
1
Star
0
Fork
0
You've already forked verilog-apple-one
mirror of
https://github.com/alangarf/apple-one.git
synced
2025-01-10 09:29:48 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
verilog-apple-one
/
.gitignore
11 lines
65 B
Plaintext
Raw
Normal View
History
Unescape
Escape
Added basic ROM and fiddled things Clock now runs at 6MHz while I try to simplify things to figure out a CPU bug
2018-01-10 16:39:18 +11:00
*_Implmnt
*.xcf
*.log
Fixed issue with basic ROM
2018-01-12 01:01:34 +11:00
synlog.tcl
*~
*.bak
*.swp
updated gitignore to ignore testbench files and vcds
2018-01-28 15:07:05 +11:00
*_tb
*.vcd
Added yosys support again, yay for FOSS!
2018-01-29 17:45:01 +11:00
build
Reference in New Issue
Copy Permalink