This website requires JavaScript.
Explore
Mirrors
Help
Sign In
Apple-1-HW
/
verilog-apple-one
Watch
1
Star
0
Fork
0
You've already forked verilog-apple-one
mirror of
https://github.com/alangarf/apple-one.git
synced
2025-02-02 11:30:09 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
verilog-apple-one
/
iverilog
History
Alan Garfield
20919fa726
wip of the pipeline VGA module. stupid yosys bug, but testbench looks ok
2018-02-05 00:12:06 +11:00
..
apple1_files.txt
added basic rom and fix uart issue on HX
2018-01-28 15:02:51 +11:00
apple1_tb.v
wip of the pipeline VGA module. stupid yosys bug, but testbench looks ok
2018-02-05 00:12:06 +11:00
run_testbench.bat
Added SIM define to run_testbench.bat
2018-01-27 22:32:51 +01:00
run_vga_tb.sh
wip of the pipeline VGA module. stupid yosys bug, but testbench looks ok
2018-02-05 00:12:06 +11:00
vga_files.txt
wip of the pipeline VGA module. stupid yosys bug, but testbench looks ok
2018-02-05 00:12:06 +11:00
vga_tb.v
wip of the pipeline VGA module. stupid yosys bug, but testbench looks ok
2018-02-05 00:12:06 +11:00
