Logo
Explore Mirrors Help
Sign In
Apple-1-HW/verilog-apple-one
1
0
Fork 0
You've already forked verilog-apple-one
mirror of https://github.com/alangarf/apple-one.git synced 2025-08-07 15:25:53 +00:00
Code Issues Projects Releases Wiki Activity
Files
9465e0c14d03ea5ff72f5fd8dac4476dd6d267f5
verilog-apple-one/rtl
History
Niels Moseley 9465e0c14d Added synchronous reset to clk enable divider to avoid undefined logic state in simulation
2018-01-26 23:41:58 +01:00
..
boards/ice40hx8k
move things around.
2018-01-27 00:21:05 +11:00
cpu
move things around.
2018-01-27 00:21:05 +11:00
led_and_key
move things around.
2018-01-27 00:21:05 +11:00
uart
Disabled ice40 specific define and clock generation. Added Terasic DE0 Quartus files.
2018-01-26 21:29:12 +01:00
vga
move things around.
2018-01-27 00:21:05 +11:00
apple1_top.v
Added synchronous reset to clk enable divider to avoid undefined logic state in simulation
2018-01-26 23:41:58 +01:00
ram.v
Added iverilog simulation support
2018-01-26 23:32:31 +01:00
rom_wozmon.v
Added iverilog simulation support
2018-01-26 23:32:31 +01:00
Powered by Gitea Version: 1.24.4 Page: 35ms Template: 5ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API