2021-03-19 06:56:20 +00:00
|
|
|
|GR8RAM
|
2021-04-03 07:44:42 +00:00
|
|
|
C25M => SA[0]~reg0.CLK
|
|
|
|
|
C25M => SA[1]~reg0.CLK
|
|
|
|
|
C25M => SA[2]~reg0.CLK
|
|
|
|
|
C25M => SA[3]~reg0.CLK
|
|
|
|
|
C25M => SA[4]~reg0.CLK
|
|
|
|
|
C25M => SA[5]~reg0.CLK
|
|
|
|
|
C25M => SA[6]~reg0.CLK
|
|
|
|
|
C25M => SA[7]~reg0.CLK
|
|
|
|
|
C25M => SA[8]~reg0.CLK
|
|
|
|
|
C25M => SA[9]~reg0.CLK
|
|
|
|
|
C25M => SA[10]~reg0.CLK
|
|
|
|
|
C25M => SA[11]~reg0.CLK
|
|
|
|
|
C25M => SA[12]~reg0.CLK
|
|
|
|
|
C25M => SBA[0]~reg0.CLK
|
|
|
|
|
C25M => SBA[1]~reg0.CLK
|
|
|
|
|
C25M => DQMH~reg0.CLK
|
|
|
|
|
C25M => DQML~reg0.CLK
|
|
|
|
|
C25M => SDOE.CLK
|
2021-03-19 06:56:20 +00:00
|
|
|
C25M => nSWE~reg0.CLK
|
|
|
|
|
C25M => nCAS~reg0.CLK
|
|
|
|
|
C25M => nRAS~reg0.CLK
|
|
|
|
|
C25M => nRCS~reg0.CLK
|
|
|
|
|
C25M => RCKE~reg0.CLK
|
2021-03-19 10:45:31 +00:00
|
|
|
C25M => PS[0].CLK
|
|
|
|
|
C25M => PS[1].CLK
|
|
|
|
|
C25M => PS[2].CLK
|
2021-04-03 07:44:42 +00:00
|
|
|
C25M => PS[3].CLK
|
|
|
|
|
C25M => RDD[0].CLK
|
|
|
|
|
C25M => RDD[1].CLK
|
|
|
|
|
C25M => RDD[2].CLK
|
|
|
|
|
C25M => RDD[3].CLK
|
|
|
|
|
C25M => RDD[4].CLK
|
|
|
|
|
C25M => RDD[5].CLK
|
|
|
|
|
C25M => RDD[6].CLK
|
|
|
|
|
C25M => RDD[7].CLK
|
|
|
|
|
C25M => WRD[0].CLK
|
|
|
|
|
C25M => WRD[1].CLK
|
|
|
|
|
C25M => WRD[2].CLK
|
|
|
|
|
C25M => WRD[3].CLK
|
|
|
|
|
C25M => WRD[4].CLK
|
|
|
|
|
C25M => WRD[5].CLK
|
2021-03-19 06:56:20 +00:00
|
|
|
C25M => WRD[6].CLK
|
|
|
|
|
C25M => WRD[7].CLK
|
|
|
|
|
C25M => MOSIout.CLK
|
2021-04-03 07:44:42 +00:00
|
|
|
C25M => MOSIOE.CLK
|
2021-03-19 10:45:31 +00:00
|
|
|
C25M => FCS.CLK
|
2021-03-19 06:56:20 +00:00
|
|
|
C25M => FCK~reg0.CLK
|
2021-04-03 07:44:42 +00:00
|
|
|
C25M => Bank.CLK
|
|
|
|
|
C25M => AddrIncH.CLK
|
|
|
|
|
C25M => AddrIncM.CLK
|
|
|
|
|
C25M => AddrIncL.CLK
|
2021-03-19 06:56:20 +00:00
|
|
|
C25M => Addr[0].CLK
|
|
|
|
|
C25M => Addr[1].CLK
|
|
|
|
|
C25M => Addr[2].CLK
|
|
|
|
|
C25M => Addr[3].CLK
|
|
|
|
|
C25M => Addr[4].CLK
|
|
|
|
|
C25M => Addr[5].CLK
|
|
|
|
|
C25M => Addr[6].CLK
|
|
|
|
|
C25M => Addr[7].CLK
|
|
|
|
|
C25M => Addr[8].CLK
|
|
|
|
|
C25M => Addr[9].CLK
|
|
|
|
|
C25M => Addr[10].CLK
|
|
|
|
|
C25M => Addr[11].CLK
|
|
|
|
|
C25M => Addr[12].CLK
|
|
|
|
|
C25M => Addr[13].CLK
|
|
|
|
|
C25M => Addr[14].CLK
|
|
|
|
|
C25M => Addr[15].CLK
|
|
|
|
|
C25M => Addr[16].CLK
|
|
|
|
|
C25M => Addr[17].CLK
|
|
|
|
|
C25M => Addr[18].CLK
|
|
|
|
|
C25M => Addr[19].CLK
|
|
|
|
|
C25M => Addr[20].CLK
|
|
|
|
|
C25M => Addr[21].CLK
|
|
|
|
|
C25M => Addr[22].CLK
|
|
|
|
|
C25M => Addr[23].CLK
|
2021-03-19 10:45:31 +00:00
|
|
|
C25M => REGEN.CLK
|
|
|
|
|
C25M => IOROMEN.CLK
|
2021-04-03 07:44:42 +00:00
|
|
|
C25M => nWEr.CLK
|
|
|
|
|
C25M => RAMSpecSELr.CLK
|
|
|
|
|
C25M => ROMSpecSELr.CLK
|
2021-03-19 06:56:20 +00:00
|
|
|
C25M => nRESout~reg0.CLK
|
|
|
|
|
C25M => LS[0].CLK
|
|
|
|
|
C25M => LS[1].CLK
|
|
|
|
|
C25M => LS[2].CLK
|
|
|
|
|
C25M => LS[3].CLK
|
|
|
|
|
C25M => LS[4].CLK
|
|
|
|
|
C25M => LS[5].CLK
|
|
|
|
|
C25M => LS[6].CLK
|
|
|
|
|
C25M => LS[7].CLK
|
|
|
|
|
C25M => LS[8].CLK
|
|
|
|
|
C25M => LS[9].CLK
|
|
|
|
|
C25M => LS[10].CLK
|
|
|
|
|
C25M => LS[11].CLK
|
|
|
|
|
C25M => LS[12].CLK
|
|
|
|
|
C25M => LS[13].CLK
|
|
|
|
|
C25M => nRESr.CLK
|
2021-04-03 07:44:42 +00:00
|
|
|
C25M => nRESr0.CLK
|
2021-03-19 06:56:20 +00:00
|
|
|
C25M => PHI0r2.CLK
|
|
|
|
|
C25M => PHI0r1.CLK
|
2021-04-03 07:44:42 +00:00
|
|
|
C25M => IS~7.DATAIN
|
2021-03-19 10:45:31 +00:00
|
|
|
PHI0 => comb.IN1
|
2021-04-03 07:44:42 +00:00
|
|
|
PHI0 => PHI0r1.DATAIN
|
2021-03-19 06:56:20 +00:00
|
|
|
nRES => nRESr0.DATAIN
|
2021-03-19 10:45:31 +00:00
|
|
|
nRESout <= nRESout~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
2021-04-03 07:44:42 +00:00
|
|
|
nIOSEL => comb.IN0
|
|
|
|
|
nIOSEL => always5.IN1
|
|
|
|
|
nDEVSEL => comb.IN1
|
|
|
|
|
nDEVSEL => RAMSEL.IN1
|
2021-03-19 10:45:31 +00:00
|
|
|
nDEVSEL => comb.IN1
|
|
|
|
|
nIOSTRB => comb.IN1
|
2021-04-03 07:44:42 +00:00
|
|
|
nIOSTRB => always5.IN1
|
|
|
|
|
SetRF => MOSIout.DATAB
|
|
|
|
|
SetRF => always10.IN1
|
|
|
|
|
SetRF => SA.OUTPUTSELECT
|
|
|
|
|
SetRF => SA.OUTPUTSELECT
|
|
|
|
|
SetRF => SA.OUTPUTSELECT
|
|
|
|
|
SetRF => SBA.IN1
|
|
|
|
|
SetRF => always10.IN1
|
|
|
|
|
SetLim8M => SBA.IN1
|
|
|
|
|
RA[0] => DQML.DATAA
|
|
|
|
|
RA[0] => Equal6.IN3
|
|
|
|
|
RA[0] => Equal9.IN1
|
|
|
|
|
RA[0] => Equal10.IN3
|
|
|
|
|
RA[0] => Equal11.IN0
|
|
|
|
|
RA[0] => Equal12.IN3
|
|
|
|
|
RA[0] => Equal13.IN10
|
|
|
|
|
RA[0] => DQMH.DATAA
|
|
|
|
|
RA[1] => SA.DATAA
|
|
|
|
|
RA[1] => Equal6.IN2
|
|
|
|
|
RA[1] => Equal9.IN0
|
|
|
|
|
RA[1] => Equal10.IN0
|
|
|
|
|
RA[1] => Equal11.IN3
|
|
|
|
|
RA[1] => Equal12.IN2
|
|
|
|
|
RA[1] => Equal13.IN9
|
|
|
|
|
RA[2] => SA.DATAA
|
|
|
|
|
RA[2] => Equal6.IN1
|
|
|
|
|
RA[2] => Equal9.IN3
|
|
|
|
|
RA[2] => Equal10.IN2
|
|
|
|
|
RA[2] => Equal11.IN2
|
|
|
|
|
RA[2] => Equal12.IN1
|
|
|
|
|
RA[2] => Equal13.IN8
|
|
|
|
|
RA[3] => SA.DATAA
|
|
|
|
|
RA[3] => Equal6.IN0
|
|
|
|
|
RA[3] => Equal9.IN2
|
|
|
|
|
RA[3] => Equal10.IN1
|
|
|
|
|
RA[3] => Equal11.IN1
|
|
|
|
|
RA[3] => Equal12.IN0
|
|
|
|
|
RA[3] => Equal13.IN7
|
|
|
|
|
RA[4] => SA.DATAA
|
|
|
|
|
RA[4] => Equal13.IN6
|
|
|
|
|
RA[5] => SA.DATAA
|
|
|
|
|
RA[5] => Equal13.IN5
|
|
|
|
|
RA[6] => SA.DATAA
|
|
|
|
|
RA[6] => Equal13.IN4
|
|
|
|
|
RA[7] => comb.IN1
|
|
|
|
|
RA[7] => SA.DATAA
|
|
|
|
|
RA[7] => Equal13.IN3
|
|
|
|
|
RA[8] => SA.DATAA
|
|
|
|
|
RA[8] => Equal8.IN3
|
|
|
|
|
RA[8] => Equal13.IN2
|
|
|
|
|
RA[9] => SA.DATAA
|
|
|
|
|
RA[9] => Equal8.IN2
|
|
|
|
|
RA[9] => Equal13.IN1
|
|
|
|
|
RA[10] => SA.DATAA
|
|
|
|
|
RA[10] => Equal8.IN1
|
|
|
|
|
RA[10] => Equal13.IN0
|
|
|
|
|
RA[11] => SA.DATAA
|
|
|
|
|
RA[11] => Equal8.IN0
|
|
|
|
|
RA[12] => Equal7.IN3
|
|
|
|
|
RA[13] => Equal7.IN2
|
|
|
|
|
RA[14] => Equal7.IN1
|
|
|
|
|
RA[15] => Equal7.IN0
|
2021-03-19 10:45:31 +00:00
|
|
|
nWE => comb.IN1
|
2021-04-03 07:44:42 +00:00
|
|
|
nWE => nWEr.DATAIN
|
2021-03-19 06:56:20 +00:00
|
|
|
RD[0] <> RD[0]
|
|
|
|
|
RD[1] <> RD[1]
|
|
|
|
|
RD[2] <> RD[2]
|
|
|
|
|
RD[3] <> RD[3]
|
|
|
|
|
RD[4] <> RD[4]
|
|
|
|
|
RD[5] <> RD[5]
|
|
|
|
|
RD[6] <> RD[6]
|
|
|
|
|
RD[7] <> RD[7]
|
2021-03-19 10:45:31 +00:00
|
|
|
RDdir <= comb.DB_MAX_OUTPUT_PORT_TYPE
|
2021-04-03 07:44:42 +00:00
|
|
|
SBA[0] <= SBA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SBA[1] <= SBA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SA[12] <= SA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
2021-03-19 06:56:20 +00:00
|
|
|
nRCS <= nRCS~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
nRAS <= nRAS~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
nCAS <= nCAS~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
nSWE <= nSWE~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
2021-04-03 07:44:42 +00:00
|
|
|
DQML <= DQML~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
DQMH <= DQMH~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
2021-03-19 06:56:20 +00:00
|
|
|
RCKE <= RCKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
SD[0] <> SD[0]
|
|
|
|
|
SD[1] <> SD[1]
|
|
|
|
|
SD[2] <> SD[2]
|
|
|
|
|
SD[3] <> SD[3]
|
|
|
|
|
SD[4] <> SD[4]
|
|
|
|
|
SD[5] <> SD[5]
|
|
|
|
|
SD[6] <> SD[6]
|
|
|
|
|
SD[7] <> SD[7]
|
|
|
|
|
nFCS <= FCS.DB_MAX_OUTPUT_PORT_TYPE
|
|
|
|
|
FCK <= FCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
|
2021-04-03 07:44:42 +00:00
|
|
|
MISO => WRD.DATAB
|
|
|
|
|
MOSI <> MOSI
|
2021-03-19 10:59:22 +00:00
|
|
|
|
|
|
|
|
|
