mirror of
https://github.com/garrettsworkshop/GR8RAM.git
synced 2025-08-15 08:27:54 +00:00
Update GR8RAM.qsf
This commit is contained in:
@@ -57,7 +57,8 @@ set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda
|
||||
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
|
||||
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
|
||||
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
|
||||
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scanset_location_assignment PIN_2 -to RA[5]
|
||||
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
|
||||
set_location_assignment PIN_2 -to RA[5]
|
||||
set_location_assignment PIN_3 -to RA[6]
|
||||
set_location_assignment PIN_4 -to RA[3]
|
||||
set_location_assignment PIN_5 -to nFCS
|
||||
|
Reference in New Issue
Block a user