Macintosh-HW/NuBusFPGA
1
0
Fork 0
mirror of https://github.com/rdolbeau/NuBusFPGA.git synced 2025-08-10 17:24:58 +00:00
Code Issues Projects Releases Wiki Activity

Merge branch 'master' of github.com:rdolbeau/NuBusFPGA

Browse Source
This commit is contained in:
Romain Dolbeau
2022-11-05 07:37:49 +01:00
parent 597b922d9d b988cee925
commit 22d663b050
9 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
nubus-to-ztex-gateware/DepVideoEqu.a
View File

@@ -1 +0,0 @@
NuBusFPGAID EQU $BEEF

0
nubus-to-ztex-gateware/NuBusFPGADrvr.a
View File

1
nubus-to-ztex-gateware/NuBusFPGAPrimaryInit.a
View File

@@ -1 +0,0 @@
DC.B sExec2 ; code revision

0
nubus-to-ztex-gateware/NuBusFPGASecondaryInit.a
View File

2
nubus-to-ztex-gateware/VintageBusFPGA_Common

Submodule nubus-to-ztex-gateware/VintageBusFPGA_Common updated: c7d117677e...342358535e

6
nubus-to-ztex-gateware/nubus_to_fpga_export.py
View File

@@ -88,8 +88,10 @@ def get_csr_header_split(regions, constants, csr_base=None, with_access_function
if not isinstance(region.obj, Memory): if not isinstance(region.obj, Memory):
for csr in region.obj: for csr in region.obj:
nr = (csr.size + region.busword - 1)//region.busword nr = (csr.size + region.busword - 1)//region.busword
r += _get_rw_functions_c(csr.name, origin, nr, region.busword, alignment, r += _get_rw_functions_c(reg_name=csr.name, reg_base=origin, nwords=nr, busword=region.busword, alignment=alignment,
getattr(csr, "read_only", False), with_access_functions) read_only=getattr(csr, "read_only", False),
csr_base=0, with_csr_base_define=False,
with_access_functions=with_access_functions)
origin += alignment//8*nr origin += alignment//8*nr
if hasattr(csr, "fields"): if hasattr(csr, "fields"):
for field in csr.fields.fields: for field in csr.fields.fields:

1
nubus-to-ztex-gateware/nubus_to_fpga_soc.py
View File

@@ -181,6 +181,7 @@ class NuBusFPGA(SoCCore):
sys_clk_freq=sys_clk_freq, sys_clk_freq=sys_clk_freq,
clk_freq=sys_clk_freq, clk_freq=sys_clk_freq,
csr_paging=0x800, # default is 0x800 csr_paging=0x800, # default is 0x800
bus_interconnect = "crossbar",
**kwargs) **kwargs)
# Quoting the doc: # Quoting the doc:

1
nubus-to-ztex-gateware/rom.a
View File

File diff suppressed because one or more lines are too long

2
nubus-to-ztex-gateware/sdram_init.py
View File

@@ -28,7 +28,7 @@ sdram_dfii_pi0_baddress = sdram_dfii_base + 0x010
# /!\ keep up to date with csr /!\ # /!\ keep up to date with csr /!\
ddrphy_base = 0xf0a00000 ddrphy_base = 0xf0a00000
ddrphy_rst = ddrphy_base + 0x000 ddrphy_rst = ddrphy_base + 0x000
ddrphy_dly_sel = ddrphy_base + 0x010 ddrphy_dly_sel = ddrphy_base + 0x004
ddrphy_rdly_dq_rst = ddrphy_base + 0x014 ddrphy_rdly_dq_rst = ddrphy_base + 0x014
ddrphy_rdly_dq_inc = ddrphy_base + 0x018 ddrphy_rdly_dq_inc = ddrphy_base + 0x018
ddrphy_rdly_dq_bitslip_rst = ddrphy_base + 0x01c ddrphy_rdly_dq_bitslip_rst = ddrphy_base + 0x01c