Warp-SE/cpld/CS.v

62 lines
2.2 KiB
Coq
Raw Normal View History

2021-10-29 10:04:59 +00:00
module CS(
/* MC68HC000 interface */
input [23:08] A, input CLK, input nRES, input nWE,
/* AS cycle detection */
input BACT,
/* Overlay */
output Overlay,
2021-10-29 10:04:59 +00:00
/* Device select outputs */
output IOCS, output IOPWCS, output IACS,
output ROMCS, output ROMCS4X,
output RAMCS, output RAMCS0X, output SndRAMCSWR);
2021-10-29 10:04:59 +00:00
/* Overlay control */
reg nOverlay = 0; assign Overlay = !nOverlay;
2023-03-31 10:14:47 +00:00
always @(posedge CLK) begin
if (!BACT && !nRES) nOverlay <= 0;
else if (BACT && ROMCS4X) nOverlay <= 1;
2021-10-29 10:04:59 +00:00
end
/* ROM select signals */
assign ROMCS4X = A[23:20]==4'h4;
assign ROMCS = Overlay || ROMCS4X;
/* RAM select signals */
assign RAMCS0X = A[23:22]==2'b00;
2023-04-07 06:33:04 +00:00
assign RAMCS = RAMCS0X && !Overlay;
wire VidRAMCSWR64k = A[23:16]==8'h3F && !nWE; // 3F0000-3FFFFF
2021-10-29 10:04:59 +00:00
wire VidRAMCSWR = VidRAMCSWR64k && (
A[15:12]==4'h2 || // 1792 bytes RAM, 2304 bytes video
A[15:12]==4'h3 || // 4096 bytes video
A[15:12]==4'h4 || // 4096 bytes video
A[15:12]==4'h5 || // 4096 bytes video
A[15:12]==4'h6 || // 4096 bytes video
A[15:12]==4'h7 || // 3200 bytes video, 896 bytes RAM
A[15:12]==4'hA || // 256 bytes RAM, 768 bytes sound, 768 bytes RAM, 2304 bytes video
A[15:12]==4'hB || // 4096 bytes video
A[15:12]==4'hC || // 4096 bytes video
A[15:12]==4'hD || // 4096 bytes video
A[15:12]==4'hE || // 4096 bytes video
A[15:12]==4'hF); // 3200 bytes video, 128 bytes RAM (system error space), 768 bytes sound
2023-04-08 08:11:03 +00:00
assign SndRAMCSWR = VidRAMCSWR64k && (
((A[15:12]==4'hF) && (A[11:8]==4'hD || A[11:8]==4'hE || A[11:8]==4'hF)) ||
((A[15:12]==4'hA) && (A[11:8]==4'h1 || A[11:8]==4'h2 || A[11:8]==4'h3)));
2021-10-29 10:04:59 +00:00
/* Select signals - IOB domain */
2023-04-08 09:49:29 +00:00
assign IACS = A[23:16]==8'hFF; // IACK
2023-04-08 09:46:13 +00:00
assign IOCS = A[23:20]==4'hF || // IACK
A[23:20]==4'hE || // VIA
A[23:20]==4'hD || // IWM
A[23:20]==4'hC || // empty / fast ROM
A[23:20]==4'hB || // SCC write
A[23:20]==4'hA || // empty
A[23:20]==4'h9 || // SCC read/reset
A[23:20]==4'h8 || // empty
A[23:20]==4'h7 || // empty
A[23:20]==4'h6 || // empty
A[23:20]==4'h5 || // SCSI
(A[23:20]==4'h4 && Overlay) || // ROM once
VidRAMCSWR; // Write to video RAM
assign IOPWCS = VidRAMCSWR;
2021-10-29 10:04:59 +00:00
endmodule