Macintosh-HW
/
Warp-SE
mirror of https://github.com/garrettsworkshop/Warp-SE.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update CNT.v

This commit is contained in:
Zane Kaminski 2022-09-18 05:57:45 -04:00
parent f9c184ea9f
commit 8c7bcfb942
1 changed files with 16 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
cpld/CNT.v
View File

@ -18,11 +18,11 @@ module CNT(
always @(posedge C16M) Timer <= TimerTC ? 0 : Timer+1; always @(posedge C16M) Timer <= TimerTC ? 0 : Timer+1;
/* Refresh timer outputs /* Refresh timer outputs
* ___ _______________________________________ * ___ ______________________________________
* RefReq |___________| |_________ * RefReq |___________| |__________
* ___^ Timer==0 ^ Timer==17 _____________^ Timer==0 * ___ ^ Timer==0 ^ Timer==17 _____________^ Timer==0
* RefUrg |_____________________________________| |_________ * RefUrg |____________________________________| |__________
* ^ Timer==0 ^ Timer==128 ^ Timer==0 * ^ Timer==0 ^ Timer==128 ^ Timer==0
*/ */
assign RefUrgent = Timer[7]; assign RefUrgent = Timer[7];
always @(posedge C16M) begin always @(posedge C16M) begin
@ -52,6 +52,7 @@ module CNT(
reg BERRTimeout = 0; reg BERRTimeout = 0;
always @(posedge C16M) begin always @(posedge C16M) begin
if (NBACTr && TimerTC) begin if (NBACTr && TimerTC) begin
BERRArm <= 1;
if (BERRArm) BERRTimeout <= 1; if (BERRArm) BERRTimeout <= 1;
end else if (!NBACTr) begin end else if (!NBACTr) begin
BERRArm <= 0; BERRArm <= 0;
@ -60,28 +61,31 @@ module CNT(
end end
/* Sound QoS counter */ /* Sound QoS counter */
reg [15:0] SC; // Sound counter reg [13:0] SC; // Sound counter
always @(posedge C16M) begin always @(posedge C16M) begin
if (TimerTC) SC <= SC+1; // SC increment if (TimerTC) SC <= SC+1; // SC increment
end end
/* IPL2 registration */ /* IPL2 registration */
reg nIPL2r; reg nIPL2r, nRESr;
always @(posedge C16M) nIPL2r <= nIPL2; always @(negedge C16M) begin
nIPL2r <= nIPL2;
nRESr <= nRES;
end
/* Startup sequence control */ /* Startup sequence control */
reg PORS = 0; reg [1:0] PORS = 0;
always @(posedge C16M) begin always @(posedge C16M) begin
case (PORS[1:0]) case (PORS)
0: begin 0: begin
nRESout <= !nRESr; nRESout <= !nRESr;
if (nRESr) PORS <= 1; if (nRESr) PORS <= 1;
end 1: begin end 1: begin
nRESout <= 0; nRESout <= 0;
if (TimerTC && nIPL2r) PORS <= 2; if (TimerTC && SC[13:0]==14'h3FFF && nIPL2r) PORS <= 2;
end 2: begin end 2: begin
nRESout <= 0; nRESout <= 0;
if (TimerTC && SC[15:0]==16'hFFFF) PORS <= 3; if (TimerTC && SC[13:0]==14'h3FFF) PORS <= 3;
end 3: begin end 3: begin
nRESout <= 1; nRESout <= 1;
end end
@ -101,4 +105,3 @@ module CNT(
assign C25MEN = 1; assign C25MEN = 1;
endmodule endmodule