2011-11-26 07:10:30 +00:00
|
|
|
/*
|
|
|
|
* mcp23s17.c
|
|
|
|
*
|
|
|
|
* Created on: Nov 25, 2011
|
|
|
|
* Author: Doug
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "mcp23s17.h"
|
|
|
|
#include <avr/io.h>
|
2011-12-08 05:17:47 +00:00
|
|
|
#include <util/delay.h>
|
2011-11-26 07:10:30 +00:00
|
|
|
#include <stdbool.h>
|
|
|
|
|
|
|
|
static bool MCP23S17_Inited = false;
|
|
|
|
|
|
|
|
// Pin definitions on PORTB
|
|
|
|
#define SPI_CS (1 << 0)
|
|
|
|
#define SPI_SCK (1 << 1)
|
|
|
|
#define SPI_MOSI (1 << 2)
|
|
|
|
#define SPI_MISO (1 << 3)
|
|
|
|
#define MCP23S17_RESET (1 << 7)
|
|
|
|
|
|
|
|
#define ASSERT_CS() PORTB &= ~SPI_CS
|
|
|
|
#define DEASSERT_CS() PORTB |= SPI_CS;
|
|
|
|
|
|
|
|
// A few register defines
|
|
|
|
#define MCP23S17_CONTROL_WRITE(address) (0x40 | (address << 1))
|
|
|
|
#define MCP23S17_CONTROL_READ(address) (0x40 | (address << 1) | 1)
|
|
|
|
|
|
|
|
#define MCP23S17_IODIRA 0x00
|
|
|
|
#define MCP23S17_IODIRB 0x01
|
|
|
|
#define MCP23S17_IPOLA 0x02
|
|
|
|
#define MCP23S17_IPOLB 0x03
|
|
|
|
#define MCP23S17_GPINTENA 0x04
|
|
|
|
#define MCP23S17_GPINTENB 0x05
|
|
|
|
#define MCP23S17_DEFVALA 0x06
|
|
|
|
#define MCP23S17_DEFVALB 0x07
|
|
|
|
#define MCP23S17_INTCONA 0x08
|
|
|
|
#define MCP23S17_INTCONB 0x09
|
|
|
|
#define MCP23S17_IOCON 0x0A
|
|
|
|
#define MCP23S17_IOCON_AGAIN 0x0B
|
|
|
|
#define MCP23S17_GPPUA 0x0C
|
|
|
|
#define MCP23S17_GPPUB 0x0D
|
|
|
|
#define MCP23S17_INTFA 0x0E
|
|
|
|
#define MCP23S17_INTFB 0x0F
|
|
|
|
#define MCP23S17_INTCAPA 0x10
|
|
|
|
#define MCP23S17_INTCAPB 0x11
|
|
|
|
#define MCP23S17_GPIOA 0x12
|
|
|
|
#define MCP23S17_GPIOB 0x13
|
|
|
|
#define MCP23S17_OLATA 0x14
|
|
|
|
#define MCP23S17_OLATB 0x15
|
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
// Private functions
|
|
|
|
void MCP23S17_WriteBothRegs(uint8_t addrA, uint16_t value);
|
|
|
|
uint16_t MCP23S17_ReadBothRegs(uint8_t addrA);
|
|
|
|
|
2011-11-26 07:10:30 +00:00
|
|
|
void MCP23S17_Init()
|
|
|
|
{
|
|
|
|
// If it has already been initialized, no need to do it again.
|
|
|
|
if (MCP23S17_Inited)
|
|
|
|
{
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Initialize the SPI pins
|
|
|
|
// Set MOSI, SCLK, and CS as outputs, MISO as input
|
|
|
|
// (Also, set the MCP23S17 reset line as an output)
|
|
|
|
DDRB |= SPI_CS | SPI_SCK | SPI_MOSI | MCP23S17_RESET;
|
|
|
|
DDRB &= ~SPI_MISO;
|
|
|
|
|
|
|
|
// Initialize the SPI peripheral
|
|
|
|
// We can run it at 8 MHz (divider of 2 from 16 MHz system clock -- maximum speed of MCP23S17 10 MHz)
|
|
|
|
#if ((F_CPU / 2) > 10000000)
|
|
|
|
#error This code assumes that the CPU clock divided by 2 is less than or equal to the MCP23S17's maximum speed of 10 MHz, and in this case, it's not.
|
|
|
|
#endif
|
|
|
|
|
|
|
|
SPCR = (0 << SPIE) | // No SPI interrupts
|
|
|
|
(1 << SPE) | // Enable SPI
|
|
|
|
(0 << DORD) | // MSB first
|
|
|
|
(1 << MSTR) | // Master mode
|
|
|
|
(0 << CPOL) | // SPI mode 0,0
|
|
|
|
(0 << CPHA) |
|
|
|
|
(0 << SPR0); // SCK frequency = F_CPU/2 (because of SPI2X being set below
|
|
|
|
|
|
|
|
SPSR = (1 << SPI2X); // Double the SPI clock rate -- allows /2 instead of /4
|
|
|
|
|
|
|
|
// Leave CS deasserted
|
|
|
|
DEASSERT_CS();
|
|
|
|
|
|
|
|
// Pull the MCP23S17 out of reset (it's pulled down to GND on the board with a 100k pulldown
|
|
|
|
// so it won't activate during AVR ISP programming)
|
|
|
|
PORTB |= MCP23S17_RESET;
|
|
|
|
|
2011-12-08 05:17:47 +00:00
|
|
|
_delay_ms(50);
|
|
|
|
|
2011-11-26 07:10:30 +00:00
|
|
|
// All done!
|
|
|
|
MCP23S17_Inited = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
void MCP23S17_SetDDR(uint16_t ddr)
|
|
|
|
{
|
2011-12-08 05:41:50 +00:00
|
|
|
// The MCP23S17's DDR is backwards from the AVR's.
|
|
|
|
// I like dealing with it so it behaves like the AVR's,
|
|
|
|
// so I invert any DDR values in this driver.
|
|
|
|
// In other words, when you set or get the DDR through
|
|
|
|
// this driver, the 1s and 0s are backwards from what
|
|
|
|
// the MCP23S17's datasheet says, but they are
|
|
|
|
// consistent with the AVR. I value the consistency more.
|
2011-12-08 05:30:42 +00:00
|
|
|
MCP23S17_WriteBothRegs(MCP23S17_IODIRA, ~ddr);
|
2011-11-27 06:17:17 +00:00
|
|
|
}
|
2011-11-26 07:10:30 +00:00
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
void MCP23S17_SetPins(uint16_t data)
|
|
|
|
{
|
|
|
|
MCP23S17_WriteBothRegs(MCP23S17_GPIOA, data);
|
|
|
|
}
|
2011-11-26 07:10:30 +00:00
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
uint16_t MCP23S17_ReadPins(void)
|
|
|
|
{
|
|
|
|
return MCP23S17_ReadBothRegs(MCP23S17_GPIOA);
|
|
|
|
}
|
2011-11-26 07:10:30 +00:00
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
void MCP23S17_SetPullups(uint16_t pullups)
|
|
|
|
{
|
|
|
|
MCP23S17_WriteBothRegs(MCP23S17_GPPUA, pullups);
|
2011-11-26 07:10:30 +00:00
|
|
|
}
|
|
|
|
|
2011-11-27 08:01:29 +00:00
|
|
|
// Determines the output values of output pins without reading any input pins
|
|
|
|
uint16_t MCP23S17_GetOutputs(void)
|
|
|
|
{
|
|
|
|
return MCP23S17_ReadBothRegs(MCP23S17_OLATA);
|
|
|
|
}
|
|
|
|
|
|
|
|
uint16_t MCP23S17_GetDDR(void)
|
|
|
|
{
|
2011-12-08 05:41:50 +00:00
|
|
|
// As I mentioned above, DDR bits are inverted from
|
|
|
|
// what the MCP23S17's datasheet says, but
|
|
|
|
// consistent with what the AVR's datasheet says
|
2011-12-08 05:30:42 +00:00
|
|
|
return ~MCP23S17_ReadBothRegs(MCP23S17_IODIRA);
|
2011-11-27 08:01:29 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
uint16_t MCP23S17_GetPullups(void)
|
|
|
|
{
|
|
|
|
return MCP23S17_ReadBothRegs(MCP23S17_GPPUA);
|
|
|
|
}
|
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
void MCP23S17_WriteBothRegs(uint8_t addrA, uint16_t value)
|
2011-11-26 07:10:30 +00:00
|
|
|
{
|
2011-11-27 06:17:17 +00:00
|
|
|
// addrA should contain the address of the "A" register.
|
|
|
|
// the chip should also be in "same bank" mode.
|
|
|
|
|
2011-11-26 07:10:30 +00:00
|
|
|
ASSERT_CS();
|
|
|
|
|
|
|
|
// Just a temporary variable so we read
|
|
|
|
// the returned byte from the SPI transfer
|
|
|
|
volatile uint8_t tmp;
|
|
|
|
|
|
|
|
// Start off the communication by telling the MCP23S17 that we are writing to a register
|
|
|
|
SPDR = MCP23S17_CONTROL_WRITE(0);
|
|
|
|
while ((SPSR & (1 << SPIF)) == 0);
|
|
|
|
tmp = SPDR;
|
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
// Tell it the first register we're writing to (the "A" register)
|
|
|
|
SPDR = addrA;
|
2011-11-26 07:10:30 +00:00
|
|
|
while ((SPSR & (1 << SPIF)) == 0);
|
|
|
|
tmp = SPDR;
|
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
// Write the first byte of the register
|
|
|
|
SPDR = (uint8_t)(value & 0xFF);
|
2011-11-26 07:10:30 +00:00
|
|
|
while ((SPSR & (1 << SPIF)) == 0);
|
|
|
|
tmp = SPDR;
|
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
// It should auto-increment to the "B" register, now write that
|
|
|
|
SPDR = (uint8_t)((value >> 8) & 0xFF);
|
2011-11-26 07:10:30 +00:00
|
|
|
while ((SPSR & (1 << SPIF)) == 0);
|
|
|
|
tmp = SPDR;
|
|
|
|
|
|
|
|
DEASSERT_CS();
|
|
|
|
}
|
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
uint16_t MCP23S17_ReadBothRegs(uint8_t addrA)
|
2011-11-26 07:10:30 +00:00
|
|
|
{
|
|
|
|
uint16_t returnVal;
|
|
|
|
|
|
|
|
ASSERT_CS();
|
|
|
|
|
|
|
|
// Just a temporary variable so we read
|
|
|
|
// the returned byte from the SPI transfer
|
|
|
|
volatile uint8_t tmp;
|
|
|
|
|
|
|
|
// Start off the communication by telling the MCP23S17 that we are reading from a register
|
|
|
|
SPDR = MCP23S17_CONTROL_READ(0);
|
|
|
|
while ((SPSR & (1 << SPIF)) == 0);
|
|
|
|
tmp = SPDR;
|
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
// Tell it which register we're reading from (the "A" register)
|
|
|
|
SPDR = addrA;
|
2011-11-26 07:10:30 +00:00
|
|
|
while ((SPSR & (1 << SPIF)) == 0);
|
|
|
|
tmp = SPDR;
|
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
// Read the first byte of the register
|
2011-11-26 07:10:30 +00:00
|
|
|
SPDR = 0;
|
|
|
|
while ((SPSR & (1 << SPIF)) == 0);
|
|
|
|
returnVal = SPDR;
|
|
|
|
|
2011-11-27 06:17:17 +00:00
|
|
|
// It should auto-increment to the "B" register, now read that
|
2011-11-26 07:10:30 +00:00
|
|
|
SPDR = 0;
|
|
|
|
while ((SPSR & (1 << SPIF)) == 0);
|
|
|
|
returnVal |= (((uint16_t)SPDR) << 8);
|
|
|
|
|
|
|
|
DEASSERT_CS();
|
|
|
|
|
|
|
|
return returnVal;
|
|
|
|
}
|