mirror of
https://github.com/dingusdev/dingusppc.git
synced 2024-12-25 03:29:38 +00:00
15 KiB
15 KiB
1 | # Test data for PowerPC disassembler supplied as comma-separated values |
---|---|
2 | # Data format: |
3 | # instruction address (hex), instruction code (hex), expected disassembly: opcode, [operands...] |
4 | # (lines starting with a hash sign (#) will be treated as comments and ignored) |
5 | # unconditional branches |
6 | 0xFFF03008,0x48000355,bl,0xFFF0335C |
7 | 0xFFF03000,0x4280035C,b,0xFFF0335C |
8 | 0xFFF03000,0x48000802,ba,0x00000800 |
9 | 0xFFF03000,0x48000803,bla,0x00000800 |
10 | # bcctr variants with simplified mnemonics |
11 | 0xFFF03000,0x4E800420,bctr |
12 | 0xFFF03000,0x4E800421,bctrl |
13 | 0xFFF03000,0x4C820420,bnectr |
14 | 0xFFF03000,0x4C820421,bnectrl |
15 | 0xFFF03000,0x4C960420,bnectr,cr5 |
16 | 0xFFF03000,0x4C920421,bnectrl,cr4 |
17 | 0xFFF03000,0x4D980420,bltctr,cr6 |
18 | 0xFFF03000,0x4C9D0420,blectr,cr7 |
19 | 0xFFF03000,0x4D820420,beqctr |
20 | 0xFFF03000,0x4D960420,beqctr,cr5 |
21 | 0xFFF03000,0x4CA80420,bgectr+,cr2 |
22 | 0xFFF03000,0x4C980421,bgectrl,cr6 |
23 | 0xFFF03000,0x4D810420,bgtctr |
24 | 0xFFF03000,0x4D850420,bgtctr,cr1 |
25 | 0xFFF03000,0x4D8B0421,bsoctrl,cr2 |
26 | 0xFFF03000,0x4C830420,bnsctr |
27 | 0xFFF03000,0x4C930420,bnsctr,cr4 |
28 | # bclr variants with simplified mnemonics |
29 | 0xFFF03000,0x4E800020,blr |
30 | 0xFFF03000,0x4E800021,blrl |
31 | 0xFFF03000,0x4D800020,bltlr |
32 | 0xFFF03000,0x4D840020,bltlr,cr1 |
33 | 0xFFF03000,0x4C810021,blelrl |
34 | 0xFFF03000,0x4C8D0020,blelr,cr3 |
35 | 0xFFF03000,0x4DA20020,beqlr+ |
36 | 0xFFF03000,0x4DBE0021,beqlrl+,cr7 |
37 | 0xFFF03000,0x4CA80020,bgelr+,cr2 |
38 | 0xFFF03000,0x4DB90020,bgtlr+,cr6 |
39 | 0xFFF03000,0x4C8A0021,bnelrl,cr2 |
40 | 0xFFF03000,0x4D930020,bsolr,cr4 |
41 | 0xFFF03000,0x4C8F0021,bnslrl,cr3 |
42 | 0xFFF03000,0x4E000020,bdnzlr |
43 | 0xFFF03000,0x4E200020,bdnzlr+ |
44 | 0xFFF03000,0x4E400020,bdzlr |
45 | 0xFFF03000,0x4E400021,bdzlrl |
46 | 0xFFF03000,0x4E600020,bdzlr+ |
47 | 0xFFF03000,0x4C000020,bdnzflr,lt |
48 | 0xFFF03000,0x4C040020,bdnzflr,4*cr1+lt |
49 | 0xFFF03000,0x4C5D0021,bdzflrl,4*cr7+gt |
50 | 0xFFF03000,0x4D020020,bdnztlr,eq |
51 | 0xFFF03000,0x4D530021,bdztlrl,4*cr4+so |
52 | # conditional branches with simplified mnemonics, primary opcode 0x10 |
53 | 0xFFF0011C,0x409E2EE4,bne,cr7,0xFFF03000 |
54 | 0xFFF00100,0x40A60098,bne+,cr1,0xFFF00198 |
55 | 0xFFF00100,0x41820018,beq,0xFFF00118 |
56 | 0xFFF03004,0x41200054,bdnzt+,lt,0xFFF03058 |
57 | 0xFFF03004,0x40000054,bdnzf,lt,0xFFF03058 |
58 | 0xFFF03000,0x4106FFF4,bdnzt,4*cr1+eq,0xFFF02FF4 |
59 | 0xFFF03000,0x4001558F,bdnzfla,gt,0x0000558C |
60 | # indexed load/store instructions, primary opcode 0x1F |
61 | 0xFFF00100,0x7D49F02E,lwzx,r10,r9,r30 |
62 | 0xFFF00100,0x7C00002E,lwzx,r0,0,r0 |
63 | 0xFFF00100,0x7C20082E,lwzx,r1,0,r1 |
64 | 0xFFF00100,0x7FAB806E,lwzux,r29,r11,r16 |
65 | 0xFFF00100,0x7C0820AE,lbzx,r0,r8,r4 |
66 | 0xFFF00100,0x7F47E8EE,lbzux,r26,r7,r29 |
67 | 0xFFF00100,0x7C01612E,stwx,r0,r1,r12 |
68 | 0xFFF00100,0x7FC3996E,stwux,r30,r3,r19 |
69 | 0xFFF00100,0x7D2C09AE,stbx,r9,r12,r1 |
70 | 0xFFF00100,0x7C8531EE,stbux,r4,r5,r6 |
71 | 0xFFF00100,0x7C94DA2E,lhzx,r4,r20,r27 |
72 | 0xFFF00100,0x7C833A6E,lhzux,r4,r3,r7 |
73 | 0xFFF00100,0x7D8F62AE,lhax,r12,r15,r12 |
74 | 0xFFF00100,0x7C98DAEE,lhaux,r4,r24,r27 |
75 | 0xFFF00100,0x7C0C0B2E,sthx,r0,r12,r1 |
76 | 0xFFF00100,0x7C032B6E,sthux,r0,r3,r5 |
77 | # arithmetic instructions with immediate operand |
78 | 0xFFF00100,0x1F00A81A,mulli,r24,r0,-0x57E6 |
79 | 0xFFF00100,0x1D8A4CCC,mulli,r12,r10,0x4CCC |
80 | 0xFFF00100,0x207CFEE0,subfic,r3,r28,-0x120 |
81 | 0xFFF00100,0x20894E75,subfic,r4,r9,0x4E75 |
82 | 0xFFF00100,0x38BE0000,addi,r5,r30,0x0 |
83 | 0xFFF00100,0x3A2EFFF0,addi,r17,r14,-0x10 |
84 | 0xFFF00100,0x307F005E,addic,r3,r31,0x5E |
85 | 0xFFF00100,0x30C4FFFF,addic,r6,r4,-0x1 |
86 | 0xFFF00100,0x34803012,addic.,r4,r0,0x3012 |
87 | 0xFFF00100,0x3E1F4A47,addis,r16,r31,0x4A47 |
88 | 0xFFF00100,0x3F3CFFF6,addis,r25,r28,-0xA |
89 | # subtracts and friends, primary opcode 0x1F |
90 | 0xFFF00100,0x7C03E810,subfc,r0,r3,r29 |
91 | 0xFFF00100,0x7CE03011,subfc.,r7,r0,r6 |
92 | 0xFFF00100,0x7CC47C10,subfco,r6,r4,r15 |
93 | 0xFFF00100,0x7CC46C11,subfco.,r6,r4,r13 |
94 | 0xFFF00100,0x7D800850,subf,r12,r0,r1 |
95 | 0xFFF00100,0x7C966851,subf.,r4,r22,r13 |
96 | 0xFFF00100,0x7C7B8C50,subfo,r3,r27,r17 |
97 | 0xFFF00100,0x7D283C51,subfo.,r9,r8,r7 |
98 | 0xFFF00100,0x7CE400D0,neg,r7,r4 |
99 | 0xFFF00100,0x7CC900D1,neg.,r6,r9 |
100 | 0xFFF00100,0x7C6B04D0,nego,r3,r11 |
101 | 0xFFF00100,0x7FC004D1,nego.,r30,r0 |
102 | 0xFFF00100,0x7D266110,subfe,r9,r6,r12 |
103 | 0xFFF00100,0x7C693111,subfe.,r3,r9,r6 |
104 | 0xFFF00100,0x7C642D10,subfeo,r3,r4,r5 |
105 | 0xFFF00100,0x7C843511,subfeo.,r4,r4,r6 |
106 | 0xFFF00100,0x7D6B0190,subfze,r11,r11 |
107 | 0xFFF00100,0x7C430191,subfze.,r2,r3 |
108 | 0xFFF00100,0x7C640590,subfzeo,r3,r4 |
109 | 0xFFF00100,0x7C850591,subfzeo.,r4,r5 |
110 | 0xFFF00100,0x7C4301D0,subfme,r2,r3 |
111 | 0xFFF00100,0x7C4301D1,subfme.,r2,r3 |
112 | 0xFFF00100,0x7D2A1A10,doz,r9,r10,r3 |
113 | 0xFFF00100,0x7C642A11,doz.,r3,r4,r5 |
114 | 0xFFF00100,0x7C851E10,dozo,r4,r5,r3 |
115 | 0xFFF00100,0x7CA41E11,dozo.,r5,r4,r3 |
116 | 0xFFF00100,0x7C1E02D0,abs,r0,r30 |
117 | 0xFFF00100,0x7C3E02D1,abs.,r1,r30 |
118 | 0xFFF00100,0x7FC306D0,abso,r30,r3 |
119 | 0xFFF00100,0x7FC706D1,abso.,r30,r7 |
120 | 0xFFF00100,0x7CE703D0,nabs,r7,r7 |
121 | 0xFFF00100,0x7D0703D1,nabs.,r8,r7 |
122 | 0xFFF00100,0x7D0907D0,nabso,r8,r9 |
123 | 0xFFF00100,0x7D0A07D1,nabso.,r8,r10 |
124 | # additions, primary opcode 0x1F |
125 | 0xFFF00100,0x7C830014,addc,r4,r3,r0 |
126 | 0xFFF00100,0x7FB8F015,addc.,r29,r24,r30 |
127 | 0xFFF00100,0x7CDB0414,addco,r6,r27,r0 |
128 | 0xFFF00100,0x7C880415,addco.,r4,r8,r0 |
129 | 0xFFF00100,0x7D6BC914,adde,r11,r11,r25 |
130 | 0xFFF00100,0x7D296115,adde.,r9,r9,r12 |
131 | 0xFFF00100,0x7C842514,addeo,r4,r4,r4 |
132 | 0xFFF00100,0x7C843515,addeo.,r4,r4,r6 |
133 | 0xFFF00100,0x7CE80194,addze,r7,r8 |
134 | 0xFFF00100,0x7C800195,addze.,r4,r0 |
135 | 0xFFF00100,0x7C000594,addzeo,r0,r0 |
136 | 0xFFF00100,0x7C000595,addzeo.,r0,r0 |
137 | 0xFFF00100,0x7F9C01D4,addme,r28,r28 |
138 | 0xFFF00100,0x7D0801D5,addme.,r8,r8 |
139 | 0xFFF00100,0x7D0805D4,addmeo,r8,r8 |
140 | 0xFFF00100,0x7D0805D5,addmeo.,r8,r8 |
141 | 0xFFF00100,0x7F03EA14,add,r24,r3,r29 |
142 | 0xFFF00100,0x7ED6E215,add.,r22,r22,r28 |
143 | 0xFFF00100,0x7D040614,addo,r8,r4,r0 |
144 | 0xFFF00100,0x7DE40615,addo.,r15,r4,r0 |
145 | # integer multiplications & divisions, primary opcode 0x1F |
146 | 0xFFF00100,0x7C8C5016,mulhwu,r4,r12,r10 |
147 | 0xFFF00100,0x7CA72017,mulhwu.,r5,r7,r4 |
148 | 0xFFF00100,0x7CA72096,mulhw,r5,r7,r4 |
149 | 0xFFF00100,0x7CA72097,mulhw.,r5,r7,r4 |
150 | 0xFFF00100,0x7C9000D6,mul,r4,r16,r0 |
151 | 0xFFF00100,0x7CA428D7,mul.,r5,r4,r5 |
152 | 0xFFF00100,0x7E1104D6,mulo,r16,r17,r0 |
153 | 0xFFF00100,0x7E1104D7,mulo.,r16,r17,r0 |
154 | 0xFFF00100,0x7D0039D6,mullw,r8,r0,r7 |
155 | 0xFFF00100,0x7C1DF1D7,mullw.,r0,r29,r30 |
156 | 0xFFF00100,0x7CE725D6,mullwo,r7,r7,r4 |
157 | 0xFFF00100,0x7CE725D7,mullwo.,r7,r7,r4 |
158 | 0xFFF00100,0x7FEB2296,div,r31,r11,r4 |
159 | 0xFFF00100,0x7C064297,div.,r0,r6,r8 |
160 | 0xFFF00100,0x7DE70696,divo,r15,r7,r0 |
161 | 0xFFF00100,0x7DE70697,divo.,r15,r7,r0 |
162 | 0xFFF00100,0x7CA03AD6,divs,r5,r0,r7 |
163 | 0xFFF00100,0x7C642AD7,divs.,r3,r4,r5 |
164 | 0xFFF00100,0x7F0106D6,divso,r24,r1,r0 |
165 | 0xFFF00100,0x7F0106D7,divso.,r24,r1,r0 |
166 | 0xFFF00100,0x7F7C1B96,divwu,r27,r28,r3 |
167 | 0xFFF00100,0x7C7B1B97,divwu.,r3,r27,r3 |
168 | 0xFFF00100,0x7CE62796,divwuo,r7,r6,r4 |
169 | 0xFFF00100,0x7CE62797,divwuo.,r7,r6,r4 |
170 | 0xFFF00100,0x7C042BD6,divw,r0,r4,r5 |
171 | 0xFFF00100,0x7C042BD7,divw.,r0,r4,r5 |
172 | 0xFFF00100,0x7CA627D6,divwo,r5,r6,r4 |
173 | 0xFFF00100,0x7CA627D7,divwo.,r5,r6,r4 |
174 | # move to condition register, primary opcode 0x1F |
175 | 0xFFF00100,0x7D818120,mtcrf,0x18,r12 |
176 | 0xFFF00100,0x7D838120,mtcrf,0x38,r12 |
177 | 0xFFF00100,0x7D080120,mtcrf,0x80,r8 |
178 | 0xFFF00100,0x7E007120,mtcrf,0x07,r16 |
179 | 0xFFF00100,0x7C2FF120,mtcr,r1 |
180 | # logical operations with the condition register |
181 | 0xFFF00100,0x4C422A02,crand,eq,eq,4*cr1+gt |
182 | 0xFFF00100,0x4FCAF902,crandc,4*cr7+eq,4*cr2+eq,4*cr7+so |
183 | 0xFFF00100,0x4E756242,creqv,4*cr4+so,4*cr5+gt,4*cr3+lt |
184 | 0xFFF00100,0x4F58C9C2,crnand,4*cr6+eq,4*cr6+lt,4*cr6+gt |
185 | 0xFFF00100,0x4C411382,cror,eq,gt,eq |
186 | 0xFFF00100,0x4C402342,crorc,eq,lt,4*cr1+lt |
187 | 0xFFF00100,0x4C003982,crxor,lt,lt,4*cr1+so |
188 | # rotation instructions and their simplified mnemonics |
189 | #0xFFF00100,0x5084442E,rlwimi,r4,r4,8,16,23 |
190 | 0xFFF00100,0x54DF0FBC,clrlslwi,r31,r6,31,1 |
191 | 0xFFF00100,0x54DFF042,clrlslwi,r31,r6,31,30 |
192 | 0xFFF00100,0x54DF087C,clrlslwi,r31,r6,2,1 |
193 | 0xFFF00100,0x54A30FBC,clrlslwi,r3,r5,31,1 |
194 | 0xFFF00100,0x547AE884,clrlslwi,r26,r3,31,29 |
195 | 0xFFF00100,0x5485007E,clrlwi,r5,r4,1 |
196 | 0xFFF00100,0x572007FF,clrlwi.,r0,r25,31 |
197 | 0xFFF00100,0x5404003C,clrrwi,r4,r0,1 |
198 | 0xFFF00100,0x54000001,clrrwi.,r0,r0,31 |
199 | 0xFFF00100,0x558C083A,extlwi,r12,r12,30,1 |
200 | 0xFFF00100,0x55CEF839,extlwi.,r14,r14,29,31 |
201 | 0xFFF00100,0x558CF83A,extlwi,r12,r12,30,31 |
202 | 0xFFF00100,0x5486657F,extrwi.,r6,r4,11,1 |
203 | 0xFFF00100,0x5400EFFE,extrwi,r0,r0,1,28 |
204 | 0xFFF00100,0x5583FFFE,extrwi,r3,r12,1,30 |
205 | 0xFFF00100,0x509E0FFE,inslwi,r30,r4,1,31 |
206 | 0xFFF00100,0x5068F87F,inslwi.,r8,r3,31,1 |
207 | 0xFFF00100,0x50A5402E,insrwi,r5,r5,24,0 |
208 | 0xFFF00100,0x5084442E,insrwi,r4,r4,8,16 |
209 | 0xFFF00100,0x514407FE,insrwi,r4,r10,1,31 |
210 | 0xFFF00100,0x5C8B183E,rotlw,r11,r4,r3 |
211 | 0xFFF00100,0x5EB5883F,rotlw.,r21,r21,r17 |
212 | 0xFFF00100,0x55C4083E,rotlwi,r4,r14,1 |
213 | 0xFFF00100,0x56BF783E,rotlwi,r31,r21,15 |
214 | 0xFFF00100,0x56BF803E,rotrwi,r31,r21,16 |
215 | 0xFFF00100,0x55C4F83F,rotrwi.,r4,r14,1 |
216 | 0xFFF00100,0x574B083C,slwi,r11,r26,1 |
217 | 0xFFF00100,0x55C4C00F,slwi.,r4,r14,24 |
218 | 0xFFF00100,0x55E4F800,slwi,r4,r15,31 |
219 | 0xFFF00100,0x5480F87E,srwi,r0,r4,1 |
220 | 0xFFF00100,0x54060FFE,srwi,r6,r0,31 |
221 | # shift instructions, primary opcode 0x1F |
222 | 0xFFF00100,0x7C695830,slw,r9,r3,r11 |
223 | 0xFFF00100,0x7C00F831,slw.,r0,r0,r31 |
224 | 0xFFF00100,0x7FC4FC30,srw,r4,r30,r31 |
225 | 0xFFF00100,0x7CE92C31,srw.,r9,r7,r5 |
226 | 0xFFF00100,0x7D235E30,sraw,r3,r9,r11 |
227 | 0xFFF00100,0x7D290631,sraw.,r9,r9,r0 |
228 | 0xFFF00100,0x7C65FE70,srawi,r5,r3,0x1F |
229 | 0xFFF00100,0x7D6B1E70,srawi,r11,r11,0x3 |
230 | 0xFFF00100,0x7C090E71,srawi.,r9,r0,0x1 |
231 | # logical instructions, primary opcode 0x1F |
232 | 0xFFF00100,0x7FC32838,and,r3,r30,r5 |
233 | 0xFFF00100,0x7C672039,and.,r7,r3,r4 |
234 | 0xFFF00100,0x7D281878,andc,r8,r9,r3 |
235 | 0xFFF00100,0x7DCE0079,andc.,r14,r14,r0 |
236 | 0xFFF00100,0x7C8328F8,nor,r3,r4,r5 |
237 | 0xFFF00100,0x7D4948F9,nor.,r9,r10,r9 |
238 | 0xFFF00100,0x7ED53A38,eqv,r21,r22,r7 |
239 | 0xFFF00100,0x7C622239,eqv.,r2,r3,r4 |
240 | 0xFFF00100,0x7D645278,xor,r4,r11,r10 |
241 | 0xFFF00100,0x7C600279,xor.,r0,r3,r0 |
242 | 0xFFF00100,0x7C841B38,orc,r4,r4,r3 |
243 | 0xFFF00100,0x7C841B39,orc.,r4,r4,r3 |
244 | 0xFFF00100,0x7DE42378,or,r4,r15,r4 |
245 | 0xFFF00100,0x7C632379,or.,r3,r3,r4 |
246 | 0xFFF00100,0x7C6023B8,nand,r0,r3,r4 |
247 | 0xFFF00100,0x7F8B63B9,nand.,r11,r28,r12 |
248 | # logical immediate instructions |
249 | 0xFFF00100,0x60009BA5,ori,r0,r0,0x9BA5 |
250 | 0xFFF00100,0x6744AAAA,oris,r4,r26,0xAAAA |
251 | 0xFFF00100,0x6B24002D,xori,r4,r25,0x2D |
252 | 0xFFF00100,0x6C602003,xoris,r0,r3,0x2003 |
253 | 0xFFF00100,0x70410022,andi.,r1,r2,0x22 |
254 | 0xFFF00100,0x7541029E,andis.,r1,r10,0x29E |
255 | # synchronization instructions |
256 | 0xFFF00100,0x7FEF2E2C,lhbrx,r31,r15,r5 |
257 | 0xFFF00100,0x7C604C2C,lwbrx,r3,0,r9 |
258 | 0xFFF00100,0x7D201828,lwarx,r9,0,r3 |
259 | 0xFFF00100,0x7D20192D,stwcx.,r9,0,r3 |
260 | 0xFFF00100,0x7EA1E12D,stwcx.,r21,r1,r28 |
261 | 0xFFF00100,0x7FAB052C,stwbrx,r29,r11,r0 |
262 | 0xFFF03000,0x4C00012C,isync |
263 | 0xFFF00100,0x7C0004AC,sync |
264 | 0xFFF00100,0x7C0006AC,eieio |
265 | 0xFFF00100,0x7C05272C,sthbrx,r0,r5,r4 |
266 | # trap instructions |
267 | 0xFFF00100,0x7F800008,tw,28,r0,r0 |
268 | 0xFFF00100,0x0C000000,twi,0,r0,0x0 |
269 | # integer load and stores |
270 | 0xFFF00100,0x80BF0808,lwz,r5,0x808(r31) |
271 | 0xFFF00100,0x80A2FFB8,lwz,r5,-0x48(r2) |
272 | 0xFFF00100,0x80002F3C,lwz,r0,0x2F3C |
273 | 0xFFF00100,0x8506003C,lwzu,r8,0x3C(r6) |
274 | 0xFFF00100,0x8403FFF8,lwzu,r0,-0x8(r3) |
275 | 0xFFF00100,0x88FD00FA,lbz,r7,0xFA(r29) |
276 | 0xFFF00100,0x889EFFF4,lbz,r4,-0xC(r30) |
277 | 0xFFF00100,0x8D480001,lbzu,r10,0x1(r8) |
278 | 0xFFF00100,0x8FC3FFFF,lbzu,r30,-0x1(r3) |
279 | 0xFFF00100,0x90600AFC,stw,r3,0xAFC |
280 | 0xFFF00100,0x9000F620,stw,r0,-0x9E0 |
281 | 0xFFF00100,0x9146696E,stw,r10,0x696E(r6) |
282 | 0xFFF00100,0x9317FFF0,stw,r24,-0x10(r23) |
283 | 0xFFF00100,0x94050020,stwu,r0,0x20(r5) |
284 | 0xFFF00100,0x9421FFA0,stwu,r1,-0x60(r1) |
285 | 0xFFF00100,0x981F00FA,stb,r0,0xFA(r31) |
286 | 0xFFF00100,0x98829882,stb,r4,-0x677E(r2) |
287 | 0xFFF00100,0x9EFC000A,stbu,r23,0xA(r28) |
288 | 0xFFF00100,0x9FAEFFFC,stbu,r29,-0x4(r14) |
289 | 0xFFF00100,0xA22E6010,lhz,r17,0x6010(r14) |
290 | 0xFFF00100,0xA0C6FFF8,lhz,r6,-0x8(r6) |
291 | 0xFFF00100,0xA43C6010,lhzu,r1,0x6010(r28) |
292 | 0xFFF00100,0xA7BFFFFE,lhzu,r29,-0x2(r31) |
293 | 0xFFF00100,0xA820265F,lha,r1,0x265F |
294 | 0xFFF00100,0xA8B5201F,lha,r5,0x201F(r21) |
295 | 0xFFF00100,0xAAFEFE82,lha,r23,-0x17E(r30) |
296 | 0xFFF00100,0xAC08003C,lhau,r0,0x3C(r8) |
297 | 0xFFF00100,0xAC90FFFE,lhau,r4,-0x2(r16) |
298 | 0xFFF00100,0xB3E40012,sth,r31,0x12(r4) |
299 | 0xFFF00100,0xB02EFFFB,sth,r1,-0x5(r14) |
300 | 0xFFF00100,0xB4B81EF4,sthu,r5,0x1EF4(r24) |
301 | 0xFFF00100,0xB774FFFE,sthu,r27,-0x2(r20) |
302 | 0xFFF00100,0xBB61006C,lmw,r27,0x6C(r1) |
303 | 0xFFF00100,0xBB41FFE8,lmw,r26,-0x18(r1) |
304 | 0xFFF00100,0xBC410008,stmw,r2,0x8(r1) |
305 | 0xFFF00100,0xBFC1FFF8,stmw,r30,-0x8(r1) |
306 | # floating point load and stores |
307 | 0xFFF00100,0x7C0BF5AE,stfdx,f0,r11,r30 |
308 | 0xFFF00100,0x7C0525EE,stfdux,f0,r5,r4 |
309 | 0xFFF00100,0x7D89FD2E,stfsx,f12,r9,r31 |
310 | 0xFFF00100,0x7D59FD6E,stfsux,f10,r25,r31 |
311 | 0xFFF00100,0xC80100C8,lfd,f0,0xC8(r1) |
312 | 0xFFF00100,0xCC1F0008,lfdu,f0,0x8(r31) |
313 | 0xFFF00100,0xC1628398,lfs,f11,-0x7C68(r2) |
314 | 0xFFF00100,0xC5BE0004,lfsu,f13,0x4(r30) |
315 | 0xFFF00100,0xDBC1FFF0,sftd,f30,-0x10(r1) |
316 | 0xFFF00100,0xD8010860,sftd,f0,0x860(r1) |
317 | 0xFFF00100,0xDC180008,sftdu,f0,0x8(r24) |
318 | 0xFFF00100,0xD01E0110,stfs,f0,0x110(r30) |
319 | 0xFFF00100,0xD58B0004,stfsu,f12,0x4(r11) |
320 | 0xFFF00100,0x7C1C5CAE,lfdx,f0,r28,r11 |
321 | 0xFFF00100,0x7CAA7CEE,lfdux,f5,r10,r15 |
322 | 0xFFF00100,0x7FEF2C6E,lfsux,f31,r15,r5 |
323 | 0xFFF00100,0x7C09DC2E,lfsx,f0,r9,r27 |
324 | 0xFFF00100,0x7C43242E,lfsx,f2,r3,r4 |
325 | 0xFFF00100,0x7C43246E,lfsux,f2,r3,r4 |
326 | 0xFFF00100,0x7D491CAE,lfdx,f10,r9,r3 |
327 | 0xFFF00100,0x7C4324EE,lfdux,f2,r3,r4 |
328 | 0xFFF00100,0x7C43252E,stfsx,f2,r3,r4 |
329 | 0xFFF00100,0x7C43256E,stfsux,f2,r3,r4 |
330 | 0xFFF00100,0x7C4325AE,stfdx,f2,r3,r4 |
331 | 0xFFF00100,0x7C4325EE,stfdux,f2,r3,r4 |
332 | # floating point operations |
333 | 0xFFF00100,0xFC03282A,fadd,f0,f3,f5 |
334 | 0xFFF00100,0xFDAD682B,fadd.,f13,f13,f13 |
335 | 0xFFF00100,0xFC0D6028,fsub,f0,f13,f12 |
336 | 0xFFF00100,0xFC2107F2,fmul,f1,f1,f31 |
337 | 0xFFF00100,0xFF2C07F3,fmul.,f25,f12,f31 |
338 | 0xFFF00100,0xFC0D0024,fdiv,f0,f13,f0 |
339 | 0xFFF00100,0xFC2B0025,fdiv.,f1,f11,f0 |
340 | 0xFFF00100,0xFD8952FC,fnmsub,f12,f9,f11,f10 |
341 | 0xFFF00100,0xEDA66278,fmsubs,f13,f6,f9,f12 |
342 | 0xFFF00100,0xEDA66279,fmsubs.,f13,f6,f9,f12 |
343 | 0xFFF00100,0xEC00637C,fnmsubs,f0,f0,f13,f12 |
344 | 0xFFF00100,0xFE0820AF,fsel.,f16,f8,f2,f4 |
345 | 0xFFF00100,0xFD600110,fnabs,f11,f0 |
346 | 0xFFF00100,0xFD002034,frsqrte,f8,f4 |
347 | 0xFFF00100,0x7FF957AE,stfiwx,f31,r25,r10 |
348 | # compare instructions |
349 | 0xFFF00100,0x7C15A000,cmpw,r21,r20 |
350 | 0xFFF00100,0x7FBFB800,cmp,cr7,r31,r23 |
351 | 0xFFF00100,0x7C053040,cmplw,r5,r6 |
352 | 0xFFF00100,0x7F804840,cmplw,cr7,r0,r9 |
353 | 0xFFF00100,0x2F800000,cmpwi,cr7,r0,0x0 |
354 | 0xFFF00100,0x298E0022,cmplwi,cr3,r14,0x22 |
355 | 0xFFF00100,0xFE17C840,fcmpo,cr4,f23,f25 |
356 | 0xFFF00100,0xFF0C6800,fcmpu,cr6,f12,f13 |
357 | # misc instructions |
358 | 0xFFF00100,0x7D290034,cntlzw,r9,r9 |
359 | 0xFFF00100,0x7FFF0035,cntlzw.,r31,r31 |
360 | 0xFFF00100,0x7C00D7AC,icbi,0,r26 |
361 | 0xFFF00100,0x7D604828,lwarx,r11,0,r9 |
362 | 0xFFF00100,0x7CBC04AA,lswi,r5,r28,0x20 |
363 | 0xFFF00100,0x7FEF2C2A,lswx,r31,r15,r5 |
364 | 0xFFF00100,0x7E000400,mcrxr,cr4 |
365 | 0xFFF00100,0xFFE0004C,mtfsb1,31 |
366 | 0xFFF00100,0xFFE0048F,mffs.,f31 |
367 | 0xFFF00100,0x7C2000A6,mfmsr,r1 |
368 | 0xFFF00100,0x7C000124,mtmsr,r0 |
369 | 0xFFF00100,0x7FEF01A4,mtsr,15,r31 |
370 | 0xFFF00100,0x7C6021E4,mtsrin,r3,r4 |
371 | 0xFFF00100,0x7CA305AA,stswi,r5,r3,0x20 |
372 | 0xFFF00100,0x7D453D2A,stswx,r10,r5,r7 |
373 | 0xFFF00100,0x7C0002E4,tlbia |
374 | 0xFFF00100,0x7C004A64,tlbie,r9 |
375 | # various simplified (extended) mnemonics |
376 | 0xFFF00100,0x60000000,nop |
377 | 0xFFF00100,0x7C7C1B78,mr,r28,r3 |
378 | 0xFFF00100,0x7C7C1B78,mr,r28,r3 |
379 | 0xFFF00100,0x7DAA6B79,mr.,r10,r13 |
380 | 0xFFF00100,0x38000000,li,r0,0x0 |
381 | 0xFFF00100,0x3860FFCE,li,r3,-0x32 |
382 | # invalid opcodes/instruction forms |
383 | 0xFFF00100,0x7D49F02F,dc.l,0x7D49F02F |
384 | 0xFFF00100,0x7F800009,dc.l,0x7F800009 |
385 | 0xFFF00100,0x7C6B0CD0,dc.l,0x7C6B0CD0 |
386 | 0xFFF00100,0x7C642D90,dc.l,0x7C642D90 |
387 | # POWER/PPC601 specific instructions |
388 | 0xFFF00100,0x7C440426,clcs,r2,r4 |
389 | 0xFFF00100,0x24000800,dozi,r0,r0,0x800 |
390 | 0xFFF00100,0x7C00003A,maskg,r0,r0,r0 |
391 | 0xFFF00100,0x7E3EE43A,maskir,r30,r17,r28 |
392 | 0xFFF00100,0x58411800,rlmi,r1,r2,r3,0,0 |
393 | 0xFFF00100,0x58411801,rlmi.,r1,r2,r3,0,0 |
394 | 0xFFF00100,0x7C430C32,rrib,r3,r2,r1 |
395 | 0xFFF00100,0x7C430C33,rrib.,r3,r2,r1 |
396 | 0xFFF00100,0x7C410132,sle,r1,r2,r0 |
397 | 0xFFF00100,0x7C410133,sle.,r1,r2,r0 |
398 | 0xFFF00100,0x7C4101B2,sleq,r1,r2,r0 |
399 | 0xFFF00100,0x7C4101B3,sleq.,r1,r2,r0 |
400 | 0xFFF00100,0x7C811970,sliq,r1,r4,0x3 |
401 | 0xFFF00100,0x7C4101F0,slliq,r1,r2,0x0 |
402 | 0xFFF00100,0x7C4101F1,slliq.,r1,r2,0x0 |
403 | 0xFFF00100,0x7C1021B0,sllq,r16,r0,r4 |
404 | 0xFFF00100,0x7C1021B1,sllq.,r16,r0,r4 |
405 | 0xFFF00100,0x7C410532,sre,r1,r2,r0 |
406 | 0xFFF00100,0x7C410533,sre.,r1,r2,r0 |
407 | 0xFFF00100,0x7C4105B2,sreq,r1,r2,r0 |
408 | 0xFFF00100,0x7C4105B3,sreq.,r1,r2,r0 |
409 | 0xFFF00100,0x7E042570,sriq,r4,r16,0x4 |
410 | 0xFFF00100,0x7E042571,sriq.,r4,r16,0x4 |