878 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
nigel	d9a7e20b8b	Latest changes from Unix version (which I don't think work)	2003-11-18 11:19:35 +00:00
nigel	39cc371988	Latest changes from Unix version (mostly signal/page zero fixes)	2003-11-18 11:17:55 +00:00
nigel	ee0958380c	Compile fix for OS X (which does not define loff_t)	2003-11-18 11:14:43 +00:00
gbeauche	e9f3546539	Remove even more obsolete code. Drop TBL/TBU registers, they are manually ... handled through the mftb instruction accessor.	2003-11-11 11:44:34 +00:00
gbeauche	cf0ed72f24	Remove obsolete code related to PPC_NO_FPSCR_UPDATE, PPC_LAZY_PC_UPDATE, ... PPC_LAZY_CC_UPDATE, PPC_HAVE_SPLIT_CR defines.	2003-11-11 11:32:27 +00:00
gbeauche	d4ad77d734	really fix writes to byte registers	2003-11-11 00:10:39 +00:00
gbeauche	4bce0876c0	fix configure tests. i.e. move up arch_insn_skipper_tests()	2003-11-10 23:54:31 +00:00
gbeauche	1169001df7	Extend x86 instruction skipper to AMD64. Add plenty of arch dependent ... opcodes to test it. Also fix DEBUG output & writes (zero'ing) to %xH regs	2003-11-10 23:47:39 +00:00
gbeauche	b66d8ef433	Fix "ignoresegv" case to actually skip the faulty instruction. Merge ... conditions to skip instruction on SIGSEGVfrom PowerPC native mode. The instruction skipper takes care to set the output register to 0.	2003-11-10 16:23:58 +00:00
gbeauche	26ec1b8899	Merge Set_pthread_attr() from Basilisk II.	2003-11-10 16:05:52 +00:00
gbeauche	0260210ddf	- XLM_IRQ_NEST is always in native byte order format since any write to ... this variable go through {Enable,Disable}Interrupt(). - Add Ether thunks but only for WORDS_BIGENDIAN case since we do need more complicated translation functions.	2003-11-10 15:11:44 +00:00
gbeauche	cbb8efd492	little endian fixes	2003-11-10 14:18:34 +00:00
gbeauche	cd86ff9e94	- Start emulating the FPSCR. Fix mtfsf, mffs. ... - Implement mftbr so that MacOS can fully boot with extensions. However, using clock() is probably not the right solution. Patching UpTime from DriverServicesLib et al. may be a better solution.	2003-11-09 15:39:30 +00:00
gbeauche	59e6227c08	fix mullwo & divw on invalid inputs	2003-11-09 07:19:39 +00:00
gbeauche	aebcb7a6bb	New testing framework faster to compile and more flexible. i.e. we now ... generate 350K+ instructions. This exhausts errors for mullwo & divw.	2003-11-08 11:57:04 +00:00
gbeauche	4b73163083	Fix PPC_LAZY_CC_UPDATE build. TODO: remove since this is slower.	2003-11-04 22:01:36 +00:00
gbeauche	175dfeea02	fix lfs/stfs breakage introduced with latest FPR type change	2003-11-04 20:56:21 +00:00
gbeauche	8c40d739b6	Add some statistics for interrupt handling, Execute68k/Trap, MacOS & NativeOp	2003-11-04 20:48:29 +00:00
gbeauche	42e1cabc94	Move variables for compile statistics to powerpc_cpu private data	2003-11-04 20:45:46 +00:00
gbeauche	30bd089279	PowerPC floating-point registers are now an union of uint64 & double. This ... eases FP load/stores.	2003-11-04 15:03:15 +00:00
gbeauche	8ddf749ed5	fix vm_do_read_memory_8()	2003-11-04 15:00:02 +00:00
gbeauche	a42281aad1	Implement partial block cache invalidation. Rewrite core cached blocks ... execution loop with a Duff's device. Gather some predecode time statistics. This shows that only around 2% of total emulation time is spent for predecoding the instructions.	2003-11-03 21:28:32 +00:00
gbeauche	f0ea192460	Optimized pointers to non virtual member functions. This reduces space ... and overhead since runtime checks are eliminated. Actually, it yields up to 10% performance improvement with specialized decoders.	2003-11-02 14:48:20 +00:00
gbeauche	d956d3c4ca	add specialized instruction decoders (disabled for now)	2003-11-01 17:07:17 +00:00
gbeauche	066af7452a	fix ppc-execute.o dependency	2003-11-01 17:03:55 +00:00
gbeauche	89d0f9ca29	Integrate spcflags handling code to kpx_cpu core. We can also remove ... oldish EXEC_RETURN handling with a throw/catch mechanism since we do have a dependency on extra conditions (invalidated cache) that prevents fast execution loops.	2003-11-01 15:15:31 +00:00
gbeauche	9ce43c6cf3	Fix ASYNC_IRQ build but locks may still happen. Note that with a predecode ... cache, checking for pending interrupts may not be the bottle neck nowadays.	2003-10-26 14:16:40 +00:00
gbeauche	60d34a6816	Rewrite interrupts handling code so that the emulator can work with a ... predecode cache. This implies to run in interpreted mode only while processing EmulOps or other native (nested) runs. Note that the FLIGHT_RECORDER with a predecode cache gets slower than without caching at all.	2003-10-26 13:59:04 +00:00
gbeauche	d766049d59	- enable multicore cpu emulation with ASYNC_IRQ ... - move atomic_* operations to main_unix so that they could use spinlocks or other platform-specific locking mechanisms	2003-10-26 09:14:14 +00:00
gbeauche	7312739738	fix MakeExecutable patch for little endian systems	2003-10-26 08:48:48 +00:00
gbeauche	46a1b4ada5	allow DGA & Xshm only on local displays	2003-10-26 07:54:02 +00:00
cebix	5f0a739cc7	- fixed compilation problems under BeOS ... - boot drive wasn't set correctly	2003-10-26 00:32:31 +00:00
gbeauche	9057fda327	- FreeBSD/i386 sigcontext subterfuge support for instruction skipper ... - NetBSD/alpha support from Boehm GC - NetBSD/i386 won't work in sigcontext subterfuge mode unless instruction is decoded more accurately to compute the effective address. Also note that NetBSD 1.6 does not support siginfo_t yet.	2003-10-21 23:10:19 +00:00
gbeauche	f8a0f363ea	Solaris/SPARC support for SIGSEGV_FAULT_INSTRUCTION	2003-10-21 21:59:41 +00:00
gbeauche	ccf89d9efb	Preserve CR in execute_68k(). This enables MacOS 8.6 to work. ;-)	2003-10-19 21:37:43 +00:00
gbeauche	cb13fe3007	Log both r24 (m68k emulator PC) & stack pointer in SheepShaver mode only	2003-10-19 21:36:21 +00:00
gbeauche	9a05805a27	- Fix ADDME & ADDZE decoders, add RA==R0 testers ... - Increase predecode cache size to 32K entries - Enable PPC_EXECUTE_DUMP_STATE for predecode cache as well	2003-10-18 13:43:25 +00:00
gbeauche	309c2f0bd5	Add "jitblacklist" prefs item so that opcodes ranges could be excluded for ... translation. This should help debugging of (badly) translated code. Usage: jitblacklist xxxx(-yyyy)?(;xxxx(-yyyy)?)* where xxxx/yyyy are hexadecimal numbers	2003-10-14 10:29:19 +00:00
gbeauche	75df809ff7	fix merge with Mach exception filters, we have preconditions to check	2003-10-13 20:15:41 +00:00
gbeauche	6a60d56bf2	indentation fixes, optimize handle_badaccess() to receive only necessary ... data and don't copy a struct sigcontext again on x86.	2003-10-13 19:56:17 +00:00
gbeauche	14b51b9519	return something more convenient to debug on errors	2003-10-13 19:43:09 +00:00
gbeauche	45c30ba9f2	Merge in __PAGEZERO hack from Michael Z. Sliczniak so that REAL_ADDRESSING ... mode can work under Darwin.	2003-10-12 22:39:59 +00:00
gbeauche	4641be3209	Really make sure VERSION & PACKAGE macros are defined when generating a ... configure script with autoconf 2.52.	2003-10-12 21:58:02 +00:00
gbeauche	c04603adce	Add hacks to disable "floppy" & "serial[ab]" entries that would cause ... Basilisk II to hang on MacOS X as an X11 build. I am not sure this is supposed to work in an Aqua build so I leave that enable there, assuming <AvailabilityMacros.h> is included somehow, thus defining MAC_OS_X_VERSION_* and friends.	2003-10-12 21:55:44 +00:00
gbeauche	46dc8c5391	Make sure reported fault instruction address falls into the expected code ... range. This is a configure-time safety net that depends on the GCC "Labels as Values" extension.	2003-10-12 21:41:19 +00:00
gbeauche	006f72c9fe	Report failure to install the SIGSEGV handler correctly	2003-10-12 21:21:35 +00:00
gbeauche	cf3d36a3a7	Mach memory fault recovery from Michael Z. Sliczniak	2003-10-12 21:15:52 +00:00
gbeauche	b2fee2f576	Mach bad access recovery support from Michael Z. Sliczniak	2003-10-12 15:56:00 +00:00
gbeauche	192943f46c	Fix vm_acquire() and friend on MacOS X	2003-10-12 11:00:12 +00:00
gbeauche	1b9876889e	- Record address range of block to invalidate. i.e. icbi records ranges ... and isync actually invalidate caches	2003-10-12 06:44:04 +00:00