Thomas Harte
|
46ee98639e
|
Stubs in $c010.
Also reduces memory map logging.
|
2020-11-04 21:35:11 -05:00 |
|
Thomas Harte
|
cc6c0d535c
|
Stubs in some of the sound GLU registers.
|
2020-11-04 21:29:44 -05:00 |
|
Thomas Harte
|
78b57e73d5
|
Hacks in a lying vertical blank value.
|
2020-11-04 21:18:27 -05:00 |
|
Thomas Harte
|
9e2a6526d1
|
Corrects interpretation of bit 3 of the state register.
And attempts to be a bit more careful with the language card in general.
|
2020-11-04 21:15:10 -05:00 |
|
Thomas Harte
|
d3c7253981
|
Shifts size-limiting of X and Y to transitions and mutations, away from reads.
Primarily to remove potential bug-causing complexity — this is easier to debug. But let's see.
|
2020-11-04 20:35:41 -05:00 |
|
Thomas Harte
|
0178aaee2b
|
Attempts retroactively to enforce the rule that 8-bit index modes => no top byte.
(Rather than a preserved but ignored top byte)
|
2020-11-02 18:55:28 -05:00 |
|
Thomas Harte
|
53f60f7c87
|
Adds some notes for a pending ADB implementation.
|
2020-11-01 14:49:04 -05:00 |
|
Thomas Harte
|
2da71acefd
|
Stubs in the ADB GLU.
|
2020-10-31 21:00:15 -04:00 |
|
Thomas Harte
|
45f5896b76
|
Stubs video switches into the IIgs.
|
2020-10-31 20:39:32 -04:00 |
|
Thomas Harte
|
531a3bb7e6
|
Ensures RAM is zero-initialised, for now, to aid in repeatable bug finding.
|
2020-10-31 20:03:23 -04:00 |
|
Thomas Harte
|
e4459b6256
|
Adds power-on bit to speed register.
|
2020-10-30 21:50:39 -04:00 |
|
Thomas Harte
|
2be817a6a1
|
Maps in "the interrupt ROM addresses".
|
2020-10-30 21:42:43 -04:00 |
|
Thomas Harte
|
a833bb892b
|
Increases logging substantially.
|
2020-10-30 20:11:55 -04:00 |
|
Thomas Harte
|
034056d0cd
|
Adds full 8-bit clock addressing; stubs clock into the IIgs.
|
2020-10-29 21:38:36 -04:00 |
|
Thomas Harte
|
5a8b8478d2
|
Corrects unhandled IO assert.
The IIgs proper is actually waiting on communication with the RTC.
|
2020-10-28 22:14:02 -04:00 |
|
Thomas Harte
|
6c54699c44
|
Connects up an SCC.
Thereby putting my IIgs into its first perpetual loop. Trying to do something with the SCC I haven't implemented yet perhaps?
|
2020-10-28 22:07:34 -04:00 |
|
Thomas Harte
|
94a6da6b7d
|
Exposes much of the auxiliary and language card stuff to the IIgs bus.
|
2020-10-28 21:58:20 -04:00 |
|
Thomas Harte
|
885fae1534
|
Stubs in a speed register.
|
2020-10-28 21:23:45 -04:00 |
|
Thomas Harte
|
1e4679ae14
|
Corrects JSL and RTL.
|
2020-10-28 17:25:40 -04:00 |
|
Thomas Harte
|
267dd59a59
|
Gets as far as seemingly yet another memory-map setting.
Tomorrow, maybe?
|
2020-10-27 22:31:58 -04:00 |
|
Thomas Harte
|
0a91ac5af5
|
Adds some extra notes, starts getting into trying to run the IIgs.
|
2020-10-27 22:09:45 -04:00 |
|
Thomas Harte
|
ed510409c4
|
Starts memory map test class, already finding a typo.
|
2020-10-25 21:31:21 -04:00 |
|
Thomas Harte
|
7614eba4bf
|
Factors out the IIgs memory map logic.
As testing would be rational.
|
2020-10-25 21:10:04 -04:00 |
|
Thomas Harte
|
13c8032465
|
ROM isn't writeable. The clue is in the name.
|
2020-10-25 18:29:17 -04:00 |
|
Thomas Harte
|
44fc08cd5b
|
Switches to a mapping system that supports non-continuous regions, and is smaller.
|
2020-10-25 18:28:32 -04:00 |
|
Thomas Harte
|
ddd84db510
|
Edges towards a functioning IIgs memory map.
Next up: making sure language and auxiliary switches apply. That should get something from the ROM.
|
2020-10-23 19:41:10 -04:00 |
|
Thomas Harte
|
817f93a490
|
Edges towards a working memory subsystem. At least structurally.
|
2020-10-22 19:25:04 -04:00 |
|
Thomas Harte
|
43611792ac
|
Adds just enough to get a 65816 ticking over.
|
2020-10-21 21:19:18 -04:00 |
|
Thomas Harte
|
5287c57ee0
|
Adds the IIgs as a user-selectable machine.
Albeit that there is no underlying machine yet.
|
2020-10-20 22:18:11 -04:00 |
|