244 Commits

Author	SHA1	Message	Date
Thomas Harte	cc8f316941	Resolved read-modify-write (IX+d) timing, and therefore RLC (IX+d).	2017-06-19 20:51:28 -04:00
Thomas Harte	b684254908	Introduced further tests down to a failing attempt at RLC (IX+d). Made an initial attempt to fix, failed.	2017-06-19 20:33:34 -04:00
Thomas Harte	ba15371948	Introduced timing tests for LDI[R] and CPI[R], fixing a latent issue in the rejig of LD BC, nn while I'm here.	2017-06-19 19:47:00 -04:00
Thomas Harte	73dbaebbc1	Fixed timing of EX (SP), HL/IX.	2017-06-19 19:25:53 -04:00
Thomas Harte	e3244eb68e	Rephrased internal operation machine cycles as having only an end. So they're now easy to count. Hence the test machine spots them, and a couple more of the current timing subset passes.	2017-06-19 07:39:46 -04:00
Thomas Harte	85c6fb1430	Explained refresh cycles to the all-RAM Z80.	2017-06-19 07:36:11 -04:00
Thomas Harte	54e4643396	Corrected non-default refresh cycle lengths. Reduces failures of the currently-tested timing subset from 10 to 4.	2017-06-19 07:34:23 -04:00
Thomas Harte	85c5c4405a	Ensured that wait states don't appear unless requested (TODO: requesting), and made the output of my timing tests a little easier to parse.	2017-06-19 07:30:01 -04:00
Thomas Harte	d668879ba6	Started trying to wade back to passing tests. Working on the new timing tests first, and focussing on getting the Objective-C test machine to compile bus operations into machine cycles, which means indicating phase to all-RAM delegates.	2017-06-18 22:03:13 -04:00
Thomas Harte	cb140aa06e	Managed to navigate back to building.	2017-06-18 21:00:44 -04:00
Thomas Harte	6a769d3953	Finally dipped below the 20 error threshold that the compiler tops out at.	2017-06-18 20:34:46 -04:00
Thomas Harte	3be8ffd826	Some correct timings have gone out the window for now, but only the final quarter of the base page now contains compiler errors.	2017-06-18 20:31:12 -04:00
Thomas Harte	bb910e14a4	Dealt with the CB page.	2017-06-18 18:01:33 -04:00
Thomas Harte	69ebbe019a	Completed ED page conversion. Rolling onwards...	2017-06-18 17:56:48 -04:00
Thomas Harte	0d39672d32	Fixing typos here and there, persuaded the first half of the ED table to compile.	2017-06-18 17:48:54 -04:00
Thomas Harte	0d1231980a	Advanced to getting specific warnings in the ed-page table. So that's progress.	2017-06-18 17:25:15 -04:00
Thomas Harte	82a015892b	Started adapting to the newly-segmented world.	2017-06-18 17:18:01 -04:00
Thomas Harte	194b7f60c5	Rephrased to allow non-conditional waits; expanded macros to cover all permitted lengths of read and write.	2017-06-18 17:08:50 -04:00
Thomas Harte	ebc7356db5	Reformulated the machine cycle slightly to support posting operation plus phase, thereby exposing the segue points at which waits might be inserted. So: to stick to the rule that CPUs expose the minimum amount of information sufficient completely to reconstruct bus activity. This breaks the Z80 for now.	2017-06-18 12:21:27 -04:00
Thomas Harte	e1a2580b2a	Renamed BusOperation to MachineCycle::Operation.	2017-06-17 21:53:45 -04:00
Thomas Harte	efc7f9df37	Combined I and R into a register pair.	2017-06-17 18:18:28 -04:00
Thomas Harte	aed2827e7b	Implemented a rudimentary way to test that instructions take as long as the FUSE tests think they should. Hence discovered that the (HL)-accessing BIT, RES and SET weren't. Corrected.	2017-06-12 22:22:00 -04:00
Thomas Harte	b9dbb6bcf8	Discovered my timing error: the I/R <-> A loads should take an extra cycle. This means the ZX80 now finally takes the correct 207 cycles per line. Fixed the video output wave to be clocked at the appropriate rate.	2017-06-12 18:55:04 -04:00
Thomas Harte	d12e50eb02	Corrected "should I adjust history?" tests.	2017-06-11 16:41:34 -04:00
Thomas Harte	db30f53ab0	Added the capacity to back-date interrupt line changes within a machine cycle, so that machines which time themselves entirely within perform_machine_cycle can still be cycle accurate on those changes.	2017-06-11 13:31:02 -04:00
Thomas Harte	b55579c348	Fixed usage of flush: the subclass version is definitively used.	2017-06-06 17:52:44 -04:00
Thomas Harte	3df6eba237	Fixed: my HALT line wasn't actually halting. NOPs followed, but the PC just kept counting.	2017-06-05 10:35:03 -04:00
Thomas Harte	e940e02126	Added a short circuit to set_interrupt_line, mostly to make breakpoints slightly more convenient to place.	2017-06-05 09:37:19 -04:00
Thomas Harte	7f743c6fb0	Got explicit about permitted type conversions.	2017-06-04 18:40:59 -04:00
Thomas Harte	096551ab3e	Made a first attempt to hash out the ZX80's bus. Video output isn't yet going though. Can't seem to find clarity on whether horizontal sync is really programmatic. Let's see.	2017-06-04 18:32:23 -04:00
Thomas Harte	c485c460f7	Imported the ZX80 and 81 system ROMs (though not publicly), added enough code to post their contents into C++ world.	2017-06-04 18:08:35 -04:00
Thomas Harte	d2637123c4	Added necessary support to get as far as an empty window when attempting to load a piece of ZX80 software.	2017-06-04 17:55:19 -04:00
Thomas Harte	0eebfdb4cc	Expanded emulation of memptr, though still incomplete. Reverted zexall tests to zexdoc. Will probably leave memptr until I've an emulated machine as test suites seem to exist, but they're machine-dependant, so figuring out how to isolate them from an architecture will be a lot easier if and when I have functioning machines.	2017-06-04 15:39:37 -04:00
Thomas Harte	7811374b0f	Started sneaking in memptr emulation, hopefully to get to a working BIT (hl).	2017-06-04 15:07:07 -04:00
Thomas Harte	a2f01b4a46	Corrected CPx bit 3 and 5 flags. I think only BIT n, (HL) with the famous MEMPTR reliance is preventing a complete pass by Zexall now.	2017-06-04 14:59:18 -04:00
Thomas Harte	f5c910beb7	Fixed LDIR/LDDR bit 3/5 flags. This seems once again to satisfy FUSE.	2017-06-04 14:18:04 -04:00
Thomas Harte	4e014ca748	Ensured BIT takes bits 5 and 3 from the computed address if used on indexed pages. That seems to cover 97 failures out of 100?	2017-06-04 14:13:38 -04:00
Thomas Harte	1a811b1ab1	Eliminated the function call inherent to every decode, and also moved the fixed table of operations into a non-templated base class.	2017-06-03 22:19:35 -04:00
Thomas Harte	c26349624c	This, of course, should be inline to gain any benefit from the slightly-tortured private implementation.	2017-06-03 22:00:57 -04:00
Thomas Harte	b642d9f712	Eliminates the 6502's specialised jam handler in favour of the generic trap handler, and simplifies the lookup costs of that as it's otherwise doubling execution costs.	2017-06-03 21:54:42 -04:00
Thomas Harte	fd6623b5a5	Attempted to bring a common hierarchy to the Z80 and 6502 test machines, particularly with a view to eliminating the special-case Jam stuff on the 6502.	2017-06-03 21:22:16 -04:00
Thomas Harte	b304c3a4b9	Eliminated the 6502's reliance on the micro-op scheduler.	2017-06-03 20:30:07 -04:00
Thomas Harte	3ceef2005b	Pulled the Z80 from the MicroOpScheduler inheritance tree as it barely uses the thing, and that allows me to make the MicroOp structure private.	2017-06-03 19:17:34 -04:00
Thomas Harte	24c84ca6f5	Commented out as-yet-unimplemented features.	2017-06-03 19:10:23 -04:00
Thomas Harte	7898f643ac	Added bus request/acknowledge logic.	2017-06-03 19:09:47 -04:00
Thomas Harte	7bd45d308a	Error was simply failure of the interrupt-mode setter. Fixed.	2017-06-03 18:58:13 -04:00
Thomas Harte	b3da16911f	Tweaked timing of mode 0, per contradictory information. Wrote a failing test of mode 2.	2017-06-03 18:42:54 -04:00
Thomas Harte	8c41a0f0ed	Added a test to confirm interrupts are disabled, and a response to the interrupt cycle within the all-RAM machine.	2017-06-03 17:53:44 -04:00
Thomas Harte	3e9212aaff	Plumbed through to allow interrupt tests, wrote an NMI test, corrected the error revealed.	2017-06-03 17:41:45 -04:00
Thomas Harte	a2ec902773	Made an attempt at implementing all three modes of IRQ.	2017-06-03 17:07:05 -04:00