17 Commits

Author	SHA1	Message	Date
Thomas Harte	759007ffc1	Attempts to route CIA interrupts.	2021-07-28 19:36:30 -04:00
Thomas Harte	37a55c3a77	Corrects 6526 interrupt control write. ... This seems to imply that the 6526 should be interrupting too.	2021-07-28 19:26:02 -04:00
Thomas Harte	bcb7bb5cce	Improves logging further. ... To investigate the new perpetual loop.	2021-07-26 17:02:30 -04:00
Thomas Harte	34d4420e8c	Correct reading of top byte of counter 2.	2021-07-25 20:41:15 -04:00
Thomas Harte	fcd6b7b0ea	Takes further aim at the conters. ... I think test cases are needed, probably.	2021-07-24 16:06:49 -04:00
Thomas Harte	ceca32ceb3	Takes a guess at one-shot mode.	2021-07-24 15:53:18 -04:00
Thomas Harte	77a8ddb95c	Edges towards working counters.	2021-07-23 22:43:47 -04:00
Thomas Harte	c733a4dbf8	Beefs up interrupt awareness.	2021-07-23 21:58:52 -04:00
Thomas Harte	d898a43dff	Implements time-of-day counters, provisionally. ... Interrupts to do.	2021-07-23 21:24:07 -04:00
Thomas Harte	6123349b79	Stubs in control registers and disables exit-on-miss. ... I think I may be running up against the limits of stubbing now. Probably time to implement some stuff.	2021-07-22 19:28:01 -04:00
Thomas Harte	56b62a5e49	Adds a dummy interrupt control register.	2021-07-22 16:09:32 -04:00
Thomas Harte	a030d9935e	Adds port input.	2021-07-18 20:25:04 -04:00
Thomas Harte	c425dec4d5	Makes some attempt to get as far as the overlay being disabled.	2021-07-18 17:17:41 -04:00
Thomas Harte	67d53601d5	Latch and return data direction. ... Albeit with no port-handling effect yet.	2021-07-18 12:23:47 -04:00
Thomas Harte	622cca0acf	Adds sufficient address decoding to print a more helpful exit message.	2021-07-18 12:13:56 -04:00
Thomas Harte	48999c03a5	Adds concept of time, captured port handler.	2021-07-18 11:49:10 -04:00
Thomas Harte	377cc7bdcd	Start to introduce a 6526/8250.	2021-07-18 11:36:13 -04:00