Thomas Harte
|
ad56a9215c
|
Implemented IN[I/D]x. 18 failures remaining.
|
2017-05-29 10:12:33 -04:00 |
|
Thomas Harte
|
c56a5344b9
|
Implemented CP[I/D]x.
|
2017-05-29 08:54:00 -04:00 |
|
Thomas Harte
|
1f62cbe21a
|
Reduced LD[I/D}{R} repetition.
|
2017-05-29 08:24:10 -04:00 |
|
Thomas Harte
|
47845f8c19
|
Tried to complete the LD[I/D]{R} group. 32 issues remain.
|
2017-05-28 23:55:54 -04:00 |
|
Thomas Harte
|
409c82ce73
|
Implemented RLD and RRD. 34 failures remaining.
|
2017-05-28 16:46:27 -04:00 |
|
Thomas Harte
|
dc3f5b6211
|
Fixed flag setting for LD A, I and LD A, R, and corrected typo affecting LD DE, (nn).
|
2017-05-28 16:32:10 -04:00 |
|
Thomas Harte
|
fb02b77e63
|
Implemented RETI/RETN. 40 warnings remaining.
|
2017-05-28 16:07:25 -04:00 |
|
Thomas Harte
|
f974d54c7a
|
Implemented IM. 48 failures remain.
|
2017-05-28 15:55:21 -04:00 |
|
Thomas Harte
|
68978c6e25
|
Implemented NEG and filled in the load/store and copy parts of the ED page that roll directly off the tongue. 53 issues outstanding.
|
2017-05-28 15:47:48 -04:00 |
|
Thomas Harte
|
6e83b7d6df
|
Attempted to add a proper exit condition for Zexall.
|
2017-05-28 15:13:47 -04:00 |
|
Thomas Harte
|
5a4d448cc1
|
Corrected logical flags; now down to 68 failures, all of them on the ED page.
|
2017-05-28 15:09:58 -04:00 |
|
Thomas Harte
|
743eac8c55
|
Implemented EXX to complete the base page. 83 failures.
|
2017-05-28 14:55:14 -04:00 |
|
Thomas Harte
|
6b66c8f304
|
Implemented inputs and outputs, determined how to answer port requests to please FUSE and hence reduced failures to 84.
|
2017-05-28 14:50:51 -04:00 |
|
Thomas Harte
|
c976fbfcd5
|
Implemented the base-page IN and OUT instructions, bringing FUSE test failures down to 91.
|
2017-05-28 14:20:05 -04:00 |
|
Thomas Harte
|
ed3e38ac31
|
Performed some quick tidying.
|
2017-05-28 00:12:42 -04:00 |
|
Thomas Harte
|
76f03900d2
|
Implemented EX HL, (SP) so as, allowing for indexed pages, to bring issues below the psychological 100 barrier. To 99.
|
2017-05-28 00:02:14 -04:00 |
|
Thomas Harte
|
035df316aa
|
FUSE seems to have inconsistent ideas about where b3 and b5 come from in more-complicated BIT instructions. So I'm not testing them for now. Within that reality, reduced to 102 failures.
|
2017-05-27 23:54:53 -04:00 |
|
Thomas Harte
|
9759a04c7d
|
Timing fixes: the fetch-decode-execute pattern is now per-page, since that on [DD/FD]CB not only doesn't increment R but doesn't take four cycles, so is probably a normal read cycle. Adjusted timing all around.
|
2017-05-27 23:54:06 -04:00 |
|
Thomas Harte
|
c7cb47a1d8
|
Readded and then disabled my temporary one-test-only patch. Failures are currently at 237.
|
2017-05-27 21:10:25 -04:00 |
|
Thomas Harte
|
0d2d04e17b
|
Seeking proper [F/D]DCB emulation: the offset comes before the final byte of opcode, and adding seems to overlap with the opcode fetch, which does not increment R. Also needs to duplicate the result to visible registers.
|
2017-05-27 21:06:56 -04:00 |
|
Thomas Harte
|
98423c6e41
|
Accepted FUSE's view of bits 3 & 5 from BIT and RES, reducing to 623 issues.
|
2017-05-27 16:19:15 -04:00 |
|
Thomas Harte
|
33c3fa21e3
|
Fixed (HL)/(In + d) CB page modify instructions. Reducing failures to 672.
|
2017-05-27 15:54:24 -04:00 |
|
Thomas Harte
|
2141d52794
|
Corrected typo. Now at 696 failures.
|
2017-05-27 15:41:26 -04:00 |
|
Thomas Harte
|
16b8021401
|
Made a stab at the CB pages.
|
2017-05-27 15:39:22 -04:00 |
|
Thomas Harte
|
151b09b5ca
|
Fixed various other obvious cases for indexing.
|
2017-05-26 23:37:17 -04:00 |
|
Thomas Harte
|
9bc2b48d9b
|
Found a form I like for indexed addressing, applying it only where obvious for now. Which eliminates more than a couple of hundred of remaining failures.
|
2017-05-26 23:23:33 -04:00 |
|
Thomas Harte
|
ab8a98f1df
|
Implemented RST.
|
2017-05-26 07:29:19 -04:00 |
|
Thomas Harte
|
efe354a7b1
|
Fixed half carry after logical operation.s
|
2017-05-25 22:55:04 -04:00 |
|
Thomas Harte
|
d50d3fc837
|
Implemented CPL, SCF and CCF.
|
2017-05-25 22:51:08 -04:00 |
|
Thomas Harte
|
83ee92af1a
|
Made DAA work sufficiently well for the FUSE test.
|
2017-05-25 22:41:05 -04:00 |
|
Thomas Harte
|
ea0ad9fd87
|
Took a shot at DAA, seemingly not to Fuse's liking though.
|
2017-05-25 22:17:48 -04:00 |
|
Thomas Harte
|
ff3c60c0e1
|
Implemented the conditional JRs.
|
2017-05-25 21:51:30 -04:00 |
|
Thomas Harte
|
399703a471
|
Implemented JR.
|
2017-05-25 21:48:28 -04:00 |
|
Thomas Harte
|
82017c4aea
|
Implemented DJNZ.
|
2017-05-25 21:44:24 -04:00 |
|
Thomas Harte
|
bdf07c3dc9
|
Implemented EX AF, AF'.
|
2017-05-25 21:26:32 -04:00 |
|
Thomas Harte
|
598be24644
|
Fixed overflow for 8-bit decrementing.
|
2017-05-25 21:23:38 -04:00 |
|
Thomas Harte
|
e4e71a1e5f
|
Switched back to descriptive failures, but put a cap on them.
|
2017-05-25 21:08:24 -04:00 |
|
Thomas Harte
|
fba5af280e
|
Shortened failure message, at least for now.
|
2017-05-25 21:05:47 -04:00 |
|
Thomas Harte
|
c668ff9472
|
Added incrementing of the refresh register.
|
2017-05-25 21:01:52 -04:00 |
|
Thomas Harte
|
2cadc706e2
|
Now runs FUSE tests, albeit testing only a subset of the results. But enough to get started.
|
2017-05-25 21:00:33 -04:00 |
|
Thomas Harte
|
3c6f63abcc
|
Started towards running the FUSE tests. Just need to deal with the memory segments.
|
2017-05-25 19:12:59 -04:00 |
|
Thomas Harte
|
00cd7e7e9c
|
After hitting my head against the wall of trying to use [NS]Scanner as a parser some more, have given up and transcoded the two tests files to JSON.
|
2017-05-25 18:20:13 -04:00 |
|
Thomas Harte
|
055c860b43
|
Sealed off RegisterState as immutable, and started trying to parse the .expected file.
|
2017-05-23 22:32:36 -04:00 |
|
Thomas Harte
|
454c8628c3
|
Implemented an additional constructor for RegisterStates, pulling it out into file-level scope and implementing Equatable.
|
2017-05-23 22:05:33 -04:00 |
|
Thomas Harte
|
a23a6db4d6
|
Tidied up, creating a holder for RegisterState and giving it deserialisation logic. This makes sense because a register state will also need to be taken from the outputScanner, and from the machine.
|
2017-05-23 08:13:24 -04:00 |
|
Thomas Harte
|
6575091a78
|
Fixed Z80's ownership of its fetch-decode-execute program, its habit of scheduling invalidly when hitting an unrecognised operation and the test machine's habit of dereferencing invalidly.
|
2017-05-22 21:50:34 -04:00 |
|
Thomas Harte
|
9e25d014d2
|
Made an attempt to log bus activity for comparison with FUSE results.
|
2017-05-22 19:49:38 -04:00 |
|
Thomas Harte
|
41d5dd8679
|
Added a memory access delegate to the Z80 all-ram processor, to allow access patterns to be captured.
|
2017-05-22 19:24:11 -04:00 |
|
Thomas Harte
|
c3ea6dc1f5
|
Added respect for limiting to the requested number of cycles in the Z80.
|
2017-05-22 19:15:55 -04:00 |
|
Thomas Harte
|
22afa509ca
|
Got to a parsing and towards an attempt to run FUSE tests.
|
2017-05-22 19:14:46 -04:00 |
|