Thomas Harte
|
e12e8fc616
|
Incorporates ASR tests, and fixes ASR (xxx).w.
... which was re-injecting the wrong bit to preserve sign.
|
2019-06-25 18:44:31 -04:00 |
|
Thomas Harte
|
1fbbf32cd2
|
Adds ASL tests, and corrects ASL (xxx).w.
Overflow is wrong on other ASLs though, I think.
|
2019-06-25 18:09:01 -04:00 |
|
Thomas Harte
|
d7883d18d4
|
Imports CHK tests.
Proving that I need to do some research on CHK's flags.
|
2019-06-25 14:55:03 -04:00 |
|
Thomas Harte
|
40100773d3
|
Imports LSR tests.
|
2019-06-25 13:57:42 -04:00 |
|
Thomas Harte
|
4048ed3a33
|
Imports ROR tests.
|
2019-06-25 13:16:44 -04:00 |
|
Thomas Harte
|
11f2d3cea7
|
Imports EXT tests.
|
2019-06-24 22:12:29 -04:00 |
|
Thomas Harte
|
aa656a39b8
|
Imports SUB tests.
|
2019-06-24 22:00:37 -04:00 |
|
Thomas Harte
|
e830d23533
|
Incorporates TRAPV tests.
|
2019-06-24 21:21:35 -04:00 |
|
Thomas Harte
|
9a666fb8cc
|
Imports NEG tests and fixes NEG.l Dn timing.
|
2019-06-24 19:43:30 -04:00 |
|
Thomas Harte
|
0e208ed432
|
Fixes cycle counting in the test machine.
|
2019-06-24 17:55:09 -04:00 |
|
Thomas Harte
|
c8b769de8a
|
Completes import of LSL tests and fixes various LSL issues.
Including LSL (xxx).w actually being LSR, and the carry flag generally being questionable.
|
2019-06-24 17:45:38 -04:00 |
|
Thomas Harte
|
c447655047
|
Resolves assumption that shifts greater than the bit count of the relevant int are well-defined in C.
|
2019-06-24 16:51:43 -04:00 |
|
Thomas Harte
|
3ec9a1d869
|
Incorporates JMP tests, fixes JSR (xxx).l timing.
|
2019-06-24 15:36:33 -04:00 |
|
Thomas Harte
|
d326886852
|
Completes BSET tests.
|
2019-06-24 14:04:08 -04:00 |
|
Thomas Harte
|
faef917cbd
|
Improves resizeable microcycle test.
|
2019-06-24 10:55:22 -04:00 |
|
Thomas Harte
|
d27ba90c07
|
Attempts to introduce more rigour to variable-length instruction handling.
|
2019-06-24 10:43:28 -04:00 |
|
Thomas Harte
|
db4ca746e3
|
Introduces BSET tests, fixes BSET timing.
|
2019-06-23 22:53:37 -04:00 |
|
Thomas Harte
|
d50fbfb506
|
Imports EXG and PEA tests, and fixes EXG timing.
|
2019-06-23 22:21:25 -04:00 |
|
Thomas Harte
|
5d283a9f1f
|
Imports LEA tests.
|
2019-06-23 21:48:47 -04:00 |
|
Thomas Harte
|
86fdc75feb
|
Incorporates RTR test, adding a ProcessorState helper.
|
2019-06-23 18:37:32 -04:00 |
|
Thomas Harte
|
b63231523a
|
Completes import of ROL tests.
|
2019-06-23 17:33:12 -04:00 |
|
Thomas Harte
|
70e296674d
|
Starts import of ROL tests.
Including time tests, this time.
|
2019-06-22 22:42:57 -04:00 |
|
Thomas Harte
|
5089fcd2f6
|
Makes a slightly futile attempt to resolve Heisen-failures.
|
2019-06-22 18:52:06 -04:00 |
|
Thomas Harte
|
df2ce8ca6f
|
Imports MOVE tests.
|
2019-06-21 22:03:27 -04:00 |
|
Thomas Harte
|
7e209353bb
|
Imports UNLINK and NOP tests.
|
2019-06-21 21:29:02 -04:00 |
|
Thomas Harte
|
c2806a94e2
|
Imports further MOVEM tests.
|
2019-06-21 21:20:13 -04:00 |
|
Thomas Harte
|
d428120776
|
Completes import of LINK tests.
|
2019-06-21 18:33:44 -04:00 |
|
Thomas Harte
|
6b996ae57d
|
Improves test machine and incorporates a first test of LINK.
|
2019-06-21 18:20:13 -04:00 |
|
Thomas Harte
|
ccfe1b13cb
|
Imports DIVS, MULS and MOVE from SR tests.
Not all passing.
|
2019-06-21 16:03:11 -04:00 |
|
Thomas Harte
|
0c1c10bc66
|
Introduces a test that proves that DIVS' attempt to set proper timing isn't working.
|
2019-06-20 19:29:02 -04:00 |
|
Thomas Harte
|
fafd1801fe
|
Introduces first DIVS test, and associated fixes.
|
2019-06-20 19:02:03 -04:00 |
|
Thomas Harte
|
bcf6f665b8
|
Simplifies and completes DBcc tests.
Subject to omitting a few that look to me like duplicates.
|
2019-06-20 17:19:25 -04:00 |
|
Thomas Harte
|
bd069490b5
|
Incorporates approximately half of the DBcc tests.
|
2019-06-20 16:29:32 -04:00 |
|
Thomas Harte
|
624b0b6372
|
Adds Scc tests. No implementation fixes required.
|
2019-06-19 21:42:54 -04:00 |
|
Thomas Harte
|
7976cf5b3c
|
Adds ADDA tests. All passing without 68000 changes.
|
2019-06-19 21:31:14 -04:00 |
|
Thomas Harte
|
440f52c943
|
Incorporates TRAP test.
|
2019-06-19 21:18:30 -04:00 |
|
Thomas Harte
|
47b1218a68
|
Adds a couple of the one-shots: SWAP, MOVE USP.
|
2019-06-19 19:10:36 -04:00 |
|
Thomas Harte
|
91ced056d2
|
Adds tests for ADD. No failures.
|
2019-06-19 18:56:21 -04:00 |
|
Thomas Harte
|
8dace34e63
|
Imports third-party tests for ABCD, and thereby fixes ABCD.
|
2019-06-19 18:13:06 -04:00 |
|
Thomas Harte
|
b98f10cb45
|
Substitutes working GCR test.
|
2019-06-18 14:24:55 -04:00 |
|
Thomas Harte
|
df56e6fe53
|
Fixed: the sector number also goes into sector bodies.
Also the checksum is written in the other order, and the final byte of data isn't output.
|
2019-06-18 10:34:10 -04:00 |
|
Thomas Harte
|
5c8aacdc17
|
Fixes the more obvious issues with GCR encoding: byte order, top bit selection.
|
2019-06-16 17:17:24 -04:00 |
|
Thomas Harte
|
745a5ab749
|
Introduces failing test of Macintosh GCR data encoding.
|
2019-06-16 16:53:03 -04:00 |
|
Thomas Harte
|
fe0dc4df88
|
Starts building out some tests for Apple GCR encoding.
|
2019-06-15 22:48:24 -04:00 |
|
Thomas Harte
|
5e2496d59c
|
Simplifies and corrects MOVE logic.
|
2019-05-28 15:17:03 -04:00 |
|
Thomas Harte
|
c52da9d802
|
Adds some logging preparatory to a MOVE change.
|
2019-05-28 15:05:42 -04:00 |
|
Thomas Harte
|
4f9f73ca81
|
Corrects tests affected by change in run_for_instructions semantics and new program base address.
|
2019-05-03 15:05:14 -04:00 |
|
Thomas Harte
|
93616a4903
|
Completes test of a vectored interrupt.
Correcting issues uncovered.
|
2019-05-02 00:00:09 -04:00 |
|
Thomas Harte
|
bb07206c55
|
Corrects internet response to work as currently implemented.
Also makes corrections to the bus error and address error exceptions.
|
2019-05-01 21:59:06 -04:00 |
|
Thomas Harte
|
e430f2658f
|
Adds a test and by that means fixes divide-by-zero exception return addresses.
|
2019-04-29 23:09:50 -04:00 |
|