110 Commits

Author	SHA1	Message	Date
Thomas Harte	e8dd8215ba	Tweak per empirical results.	2022-05-27 15:39:02 -04:00
Thomas Harte	e11990e453	Make an attempt at DIVS timing.	2022-05-27 15:38:54 -04:00
Thomas Harte	165ebe8ae3	Add time calculation for MULU and MULS.	2022-05-27 15:38:14 -04:00
Thomas Harte	e746637bee	Fill in dynamic cost of shifts.	2022-05-27 15:38:08 -04:00
Thomas Harte	67b340fa5e	Fix interrupt request address.	2022-05-27 10:33:36 -04:00
Thomas Harte	c97245e626	Fix CalcEA timing; make MOVEfromSR a read-modify-write.	2022-05-27 10:32:28 -04:00
Thomas Harte	367ad8079a	Add a call to set register state with population of the prefetch.	2022-05-25 20:22:05 -04:00
Thomas Harte	80c1bedffb	Eliminate false prefetch for BSR.	2022-05-25 16:32:02 -04:00
Thomas Harte	56ad6d24ee	Fix ANDI/ORI/EORI to CCR/SR timing.	2022-05-25 16:20:26 -04:00
Thomas Harte	4ad0e04c23	Fix macro for n being an expression.	2022-05-25 16:05:45 -04:00
Thomas Harte	ee58301a46	Add RaiseException macro.	2022-05-25 15:45:09 -04:00
Thomas Harte	72425fc2e1	Fix bus data size of MOVE.b xx, -(An).	2022-05-25 13:00:36 -04:00
Thomas Harte	a5f2dfbc0c	Initialise registers to 0 for better testability. ... TODO: is this the real initial state?	2022-05-25 11:47:42 -04:00
Thomas Harte	5db6a937cb	Have TRAP and TRAPV push the next instruction address to the stack.	2022-05-25 11:47:21 -04:00
Thomas Harte	9709b9b1b1	Standard exceptions don't raise the interrupt level.	2022-05-25 11:37:39 -04:00
Thomas Harte	5872e0ea4a	Resolve MOVE.l xx, -(An) write target.	2022-05-25 08:15:18 -04:00
Thomas Harte	f43d27541b	Avoid attempt to establish operand flags for undefined opcodes.	2022-05-24 15:53:12 -04:00
Thomas Harte	0f7cb2fa5a	Attempt to honour the trace flag.	2022-05-24 15:47:47 -04:00
Thomas Harte	01e93ba916	Make an attempt at bus/address error.	2022-05-24 15:42:50 -04:00
Thomas Harte	780954f27b	Add TRAP, TRAPV.	2022-05-24 15:14:46 -04:00
Thomas Harte	6f048de973	Pull unrecognised instruction handling into the usual switch table.	2022-05-24 12:42:34 -04:00
Thomas Harte	0dfaa7d9cf	Interrupt fixes: supply proper address, raise level, fetch from vector.	2022-05-24 12:16:06 -04:00
Thomas Harte	eab720f6ea	Ensure proper transition from unrecognised instructions.	2022-05-24 12:16:00 -04:00
Thomas Harte	a7e8aef9d3	Add MOVEA, be slightly more careful about next_operand_.	2022-05-24 11:30:09 -04:00
Thomas Harte	df54f1f1b7	Update TODO.	2022-05-24 11:06:05 -04:00
Thomas Harte	9e3c2b68d7	Eliminate potential future implicit conversion warnings.	2022-05-24 11:05:24 -04:00
Thomas Harte	3349bcaaed	Attempt interrupt support.	2022-05-24 10:53:59 -04:00
Thomas Harte	3a4fb81242	Add a dummy STOP state.	2022-05-24 10:25:40 -04:00
Thomas Harte	1df3ad0671	Ensure TAS responds to VPA, BERR.	2022-05-24 09:17:58 -04:00
Thomas Harte	523cdd859b	Add bus and address error, and VPA checks.	2022-05-24 09:08:31 -04:00
Thomas Harte	b037c76da6	Add public interface for everything except HALT and BUS REQ/etc. ... ... neither of which are used by machines I currently implement.	2022-05-23 20:55:01 -04:00
Thomas Harte	9cac4ca317	Add MOVE to/from USP.	2022-05-23 20:42:41 -04:00
Thomas Harte	34e5f39571	Ensure that running exactly up to a boundary gives the bus handler the next microcycle to contemplate.	2022-05-23 15:11:33 -04:00
Thomas Harte	e0a279344c	Codify the existence of special cases, implement NOP and RESET.	2022-05-23 15:09:46 -04:00
Thomas Harte	e2f4db3e45	Shuffle more of the flow controller methods into their proper place.	2022-05-23 12:06:14 -04:00
Thomas Harte	c1837af84a	Add notes to self on work remaining.	2022-05-23 11:02:31 -04:00
Thomas Harte	a87f6a28c9	Fix LINK A7.	2022-05-23 10:43:17 -04:00
Thomas Harte	98325325b1	Fix UNLINK A7.	2022-05-23 10:27:44 -04:00
Thomas Harte	26bf66e3f8	Fix shifts and rolls.	2022-05-23 10:09:46 -04:00
Thomas Harte	363cd97154	Resolve double definition of did_shift.	2022-05-23 10:07:24 -04:00
Thomas Harte	c6b3281274	Attempt the shifts and rolls.	2022-05-23 09:29:19 -04:00
Thomas Harte	1e8adc2bd9	Fix MOVEP to R.	2022-05-23 09:00:37 -04:00
Thomas Harte	c73021cf3c	Implement MOVE.	2022-05-23 08:46:06 -04:00
Thomas Harte	1b3acf9cd8	Eliminate assumption.	2022-05-23 08:18:37 -04:00
Thomas Harte	c8ede400eb	Fix RTE.	2022-05-22 21:17:28 -04:00
Thomas Harte	269263eecf	Implement RTE, RTS, RTR.	2022-05-22 21:16:38 -04:00
Thomas Harte	faef5633f8	Ensure MOVE from SR has an effective address to write to.	2022-05-22 20:52:00 -04:00
Thomas Harte	7d1f1a3175	Implement MOVE [to/from] [CCR/SR].	2022-05-22 19:45:22 -04:00
Thomas Harte	4e34727195	Fully implement TAS.	2022-05-22 16:14:03 -04:00
Thomas Harte	1dd6ed6ae3	Implement TAS Dn, with detour for other TASes.	2022-05-22 16:08:30 -04:00