2012-05-17 18:35:10 +00:00
|
|
|
//===- MachineScheduler.cpp - Machine Instruction Scheduler ---------------===//excess
|
2012-01-13 06:30:30 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// MachineScheduler schedules machine instructions after phi elimination. It
|
|
|
|
// preserves LiveIntervals so it can be invoked before register allocation.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#define DEBUG_TYPE "misched"
|
|
|
|
|
2012-04-24 20:36:19 +00:00
|
|
|
#include "RegisterClassInfo.h"
|
2012-04-24 17:56:43 +00:00
|
|
|
#include "RegisterPressure.h"
|
2012-01-13 06:30:30 +00:00
|
|
|
#include "llvm/CodeGen/LiveIntervalAnalysis.h"
|
2012-03-08 01:41:12 +00:00
|
|
|
#include "llvm/CodeGen/MachineScheduler.h"
|
2012-01-13 06:30:30 +00:00
|
|
|
#include "llvm/CodeGen/Passes.h"
|
2012-03-07 23:01:06 +00:00
|
|
|
#include "llvm/CodeGen/ScheduleDAGInstrs.h"
|
2012-01-13 06:30:30 +00:00
|
|
|
#include "llvm/Analysis/AliasAnalysis.h"
|
2012-01-14 02:17:09 +00:00
|
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
2012-01-13 06:30:30 +00:00
|
|
|
#include "llvm/Support/CommandLine.h"
|
|
|
|
#include "llvm/Support/Debug.h"
|
|
|
|
#include "llvm/Support/ErrorHandling.h"
|
|
|
|
#include "llvm/Support/raw_ostream.h"
|
|
|
|
#include "llvm/ADT/OwningPtr.h"
|
2012-03-14 04:00:41 +00:00
|
|
|
#include "llvm/ADT/PriorityQueue.h"
|
2012-01-13 06:30:30 +00:00
|
|
|
|
2012-01-17 06:55:07 +00:00
|
|
|
#include <queue>
|
|
|
|
|
2012-01-13 06:30:30 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
static cl::opt<bool> ForceTopDown("misched-topdown", cl::Hidden,
|
|
|
|
cl::desc("Force top-down list scheduling"));
|
|
|
|
static cl::opt<bool> ForceBottomUp("misched-bottomup", cl::Hidden,
|
|
|
|
cl::desc("Force bottom-up list scheduling"));
|
|
|
|
|
2012-03-07 00:18:25 +00:00
|
|
|
#ifndef NDEBUG
|
|
|
|
static cl::opt<bool> ViewMISchedDAGs("view-misched-dags", cl::Hidden,
|
|
|
|
cl::desc("Pop up a window to show MISched dags after they are processed"));
|
2012-03-19 18:38:38 +00:00
|
|
|
|
|
|
|
static cl::opt<unsigned> MISchedCutoff("misched-cutoff", cl::Hidden,
|
|
|
|
cl::desc("Stop scheduling after N instructions"), cl::init(~0U));
|
2012-03-07 00:18:25 +00:00
|
|
|
#else
|
|
|
|
static bool ViewMISchedDAGs = false;
|
|
|
|
#endif // NDEBUG
|
|
|
|
|
2012-01-14 02:17:06 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Machine Instruction Scheduling Pass and Registry
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2012-04-24 20:36:19 +00:00
|
|
|
MachineSchedContext::MachineSchedContext():
|
|
|
|
MF(0), MLI(0), MDT(0), PassConfig(0), AA(0), LIS(0) {
|
|
|
|
RegClassInfo = new RegisterClassInfo();
|
|
|
|
}
|
|
|
|
|
|
|
|
MachineSchedContext::~MachineSchedContext() {
|
|
|
|
delete RegClassInfo;
|
|
|
|
}
|
|
|
|
|
2012-01-13 06:30:30 +00:00
|
|
|
namespace {
|
2012-01-17 06:55:03 +00:00
|
|
|
/// MachineScheduler runs after coalescing and before register allocation.
|
2012-03-08 01:41:12 +00:00
|
|
|
class MachineScheduler : public MachineSchedContext,
|
|
|
|
public MachineFunctionPass {
|
2012-01-13 06:30:30 +00:00
|
|
|
public:
|
2012-01-17 06:55:03 +00:00
|
|
|
MachineScheduler();
|
2012-01-13 06:30:30 +00:00
|
|
|
|
|
|
|
virtual void getAnalysisUsage(AnalysisUsage &AU) const;
|
|
|
|
|
|
|
|
virtual void releaseMemory() {}
|
|
|
|
|
|
|
|
virtual bool runOnMachineFunction(MachineFunction&);
|
|
|
|
|
|
|
|
virtual void print(raw_ostream &O, const Module* = 0) const;
|
|
|
|
|
|
|
|
static char ID; // Class identification, replacement for typeinfo
|
|
|
|
};
|
|
|
|
} // namespace
|
|
|
|
|
2012-01-17 06:55:03 +00:00
|
|
|
char MachineScheduler::ID = 0;
|
2012-01-13 06:30:30 +00:00
|
|
|
|
2012-01-17 06:55:03 +00:00
|
|
|
char &llvm::MachineSchedulerID = MachineScheduler::ID;
|
2012-01-13 06:30:30 +00:00
|
|
|
|
2012-01-17 06:55:03 +00:00
|
|
|
INITIALIZE_PASS_BEGIN(MachineScheduler, "misched",
|
2012-01-13 06:30:30 +00:00
|
|
|
"Machine Instruction Scheduler", false, false)
|
|
|
|
INITIALIZE_AG_DEPENDENCY(AliasAnalysis)
|
|
|
|
INITIALIZE_PASS_DEPENDENCY(SlotIndexes)
|
|
|
|
INITIALIZE_PASS_DEPENDENCY(LiveIntervals)
|
2012-01-17 06:55:03 +00:00
|
|
|
INITIALIZE_PASS_END(MachineScheduler, "misched",
|
2012-01-13 06:30:30 +00:00
|
|
|
"Machine Instruction Scheduler", false, false)
|
|
|
|
|
2012-01-17 06:55:03 +00:00
|
|
|
MachineScheduler::MachineScheduler()
|
2012-03-08 01:41:12 +00:00
|
|
|
: MachineFunctionPass(ID) {
|
2012-01-17 06:55:03 +00:00
|
|
|
initializeMachineSchedulerPass(*PassRegistry::getPassRegistry());
|
2012-01-13 06:30:30 +00:00
|
|
|
}
|
|
|
|
|
2012-01-17 06:55:03 +00:00
|
|
|
void MachineScheduler::getAnalysisUsage(AnalysisUsage &AU) const {
|
2012-01-13 06:30:30 +00:00
|
|
|
AU.setPreservesCFG();
|
|
|
|
AU.addRequiredID(MachineDominatorsID);
|
|
|
|
AU.addRequired<MachineLoopInfo>();
|
|
|
|
AU.addRequired<AliasAnalysis>();
|
2012-03-09 00:52:20 +00:00
|
|
|
AU.addRequired<TargetPassConfig>();
|
2012-01-13 06:30:30 +00:00
|
|
|
AU.addRequired<SlotIndexes>();
|
|
|
|
AU.addPreserved<SlotIndexes>();
|
|
|
|
AU.addRequired<LiveIntervals>();
|
|
|
|
AU.addPreserved<LiveIntervals>();
|
|
|
|
MachineFunctionPass::getAnalysisUsage(AU);
|
|
|
|
}
|
|
|
|
|
|
|
|
MachinePassRegistry MachineSchedRegistry::Registry;
|
|
|
|
|
2012-03-09 00:52:20 +00:00
|
|
|
/// A dummy default scheduler factory indicates whether the scheduler
|
|
|
|
/// is overridden on the command line.
|
|
|
|
static ScheduleDAGInstrs *useDefaultMachineSched(MachineSchedContext *C) {
|
|
|
|
return 0;
|
|
|
|
}
|
2012-01-13 06:30:30 +00:00
|
|
|
|
|
|
|
/// MachineSchedOpt allows command line selection of the scheduler.
|
|
|
|
static cl::opt<MachineSchedRegistry::ScheduleDAGCtor, false,
|
|
|
|
RegisterPassParser<MachineSchedRegistry> >
|
|
|
|
MachineSchedOpt("misched",
|
2012-03-09 00:52:20 +00:00
|
|
|
cl::init(&useDefaultMachineSched), cl::Hidden,
|
2012-01-13 06:30:30 +00:00
|
|
|
cl::desc("Machine instruction scheduler to use"));
|
|
|
|
|
2012-03-09 00:52:20 +00:00
|
|
|
static MachineSchedRegistry
|
2012-03-14 04:00:41 +00:00
|
|
|
DefaultSchedRegistry("default", "Use the target's default scheduler choice.",
|
2012-03-09 00:52:20 +00:00
|
|
|
useDefaultMachineSched);
|
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
/// Forward declare the standard machine scheduler. This will be used as the
|
2012-03-09 00:52:20 +00:00
|
|
|
/// default scheduler if the target does not set a default.
|
2012-03-14 04:00:41 +00:00
|
|
|
static ScheduleDAGInstrs *createConvergingSched(MachineSchedContext *C);
|
2012-03-09 00:52:20 +00:00
|
|
|
|
2012-04-24 18:04:34 +00:00
|
|
|
|
|
|
|
/// Decrement this iterator until reaching the top or a non-debug instr.
|
|
|
|
static MachineBasicBlock::iterator
|
|
|
|
priorNonDebug(MachineBasicBlock::iterator I, MachineBasicBlock::iterator Beg) {
|
|
|
|
assert(I != Beg && "reached the top of the region, cannot decrement");
|
|
|
|
while (--I != Beg) {
|
|
|
|
if (!I->isDebugValue())
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
return I;
|
|
|
|
}
|
|
|
|
|
|
|
|
/// If this iterator is a debug value, increment until reaching the End or a
|
|
|
|
/// non-debug instruction.
|
|
|
|
static MachineBasicBlock::iterator
|
|
|
|
nextIfDebug(MachineBasicBlock::iterator I, MachineBasicBlock::iterator End) {
|
2012-05-17 18:35:03 +00:00
|
|
|
for(; I != End; ++I) {
|
2012-04-24 18:04:34 +00:00
|
|
|
if (!I->isDebugValue())
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
return I;
|
|
|
|
}
|
|
|
|
|
2012-03-14 04:00:38 +00:00
|
|
|
/// Top-level MachineScheduler pass driver.
|
|
|
|
///
|
|
|
|
/// Visit blocks in function order. Divide each block into scheduling regions
|
2012-03-14 04:00:41 +00:00
|
|
|
/// and visit them bottom-up. Visiting regions bottom-up is not required, but is
|
|
|
|
/// consistent with the DAG builder, which traverses the interior of the
|
|
|
|
/// scheduling regions bottom-up.
|
2012-03-14 04:00:38 +00:00
|
|
|
///
|
|
|
|
/// This design avoids exposing scheduling boundaries to the DAG builder,
|
2012-03-14 04:00:41 +00:00
|
|
|
/// simplifying the DAG builder's support for "special" target instructions.
|
|
|
|
/// At the same time the design allows target schedulers to operate across
|
2012-03-14 04:00:38 +00:00
|
|
|
/// scheduling boundaries, for example to bundle the boudary instructions
|
|
|
|
/// without reordering them. This creates complexity, because the target
|
|
|
|
/// scheduler must update the RegionBegin and RegionEnd positions cached by
|
|
|
|
/// ScheduleDAGInstrs whenever adding or removing instructions. A much simpler
|
|
|
|
/// design would be to split blocks at scheduling boundaries, but LLVM has a
|
|
|
|
/// general bias against block splitting purely for implementation simplicity.
|
2012-03-08 01:41:12 +00:00
|
|
|
bool MachineScheduler::runOnMachineFunction(MachineFunction &mf) {
|
2012-05-10 21:06:21 +00:00
|
|
|
DEBUG(dbgs() << "Before MISsched:\n"; mf.print(dbgs()));
|
|
|
|
|
2012-03-08 01:41:12 +00:00
|
|
|
// Initialize the context of the pass.
|
|
|
|
MF = &mf;
|
|
|
|
MLI = &getAnalysis<MachineLoopInfo>();
|
|
|
|
MDT = &getAnalysis<MachineDominatorTree>();
|
2012-03-09 00:52:20 +00:00
|
|
|
PassConfig = &getAnalysis<TargetPassConfig>();
|
2012-03-08 01:41:12 +00:00
|
|
|
AA = &getAnalysis<AliasAnalysis>();
|
|
|
|
|
|
|
|
LIS = &getAnalysis<LiveIntervals>();
|
|
|
|
const TargetInstrInfo *TII = MF->getTarget().getInstrInfo();
|
|
|
|
|
2012-04-24 20:36:19 +00:00
|
|
|
RegClassInfo->runOnMachineFunction(*MF);
|
2012-04-24 17:56:43 +00:00
|
|
|
|
2012-03-08 01:41:12 +00:00
|
|
|
// Select the scheduler, or set the default.
|
2012-03-09 00:52:20 +00:00
|
|
|
MachineSchedRegistry::ScheduleDAGCtor Ctor = MachineSchedOpt;
|
|
|
|
if (Ctor == useDefaultMachineSched) {
|
|
|
|
// Get the default scheduler set by the target.
|
|
|
|
Ctor = MachineSchedRegistry::getDefault();
|
|
|
|
if (!Ctor) {
|
2012-03-14 04:00:41 +00:00
|
|
|
Ctor = createConvergingSched;
|
2012-03-09 00:52:20 +00:00
|
|
|
MachineSchedRegistry::setDefault(Ctor);
|
|
|
|
}
|
2012-03-08 01:41:12 +00:00
|
|
|
}
|
|
|
|
// Instantiate the selected scheduler.
|
|
|
|
OwningPtr<ScheduleDAGInstrs> Scheduler(Ctor(this));
|
|
|
|
|
|
|
|
// Visit all machine basic blocks.
|
2012-04-24 17:56:43 +00:00
|
|
|
//
|
|
|
|
// TODO: Visit blocks in global postorder or postorder within the bottom-up
|
|
|
|
// loop tree. Then we can optionally compute global RegPressure.
|
2012-03-08 01:41:12 +00:00
|
|
|
for (MachineFunction::iterator MBB = MF->begin(), MBBEnd = MF->end();
|
|
|
|
MBB != MBBEnd; ++MBB) {
|
|
|
|
|
2012-03-09 08:02:51 +00:00
|
|
|
Scheduler->startBlock(MBB);
|
|
|
|
|
2012-03-08 01:41:12 +00:00
|
|
|
// Break the block into scheduling regions [I, RegionEnd), and schedule each
|
2012-03-09 22:34:56 +00:00
|
|
|
// region as soon as it is discovered. RegionEnd points the the scheduling
|
|
|
|
// boundary at the bottom of the region. The DAG does not include RegionEnd,
|
|
|
|
// but the region does (i.e. the next RegionEnd is above the previous
|
|
|
|
// RegionBegin). If the current block has no terminator then RegionEnd ==
|
|
|
|
// MBB->end() for the bottom region.
|
|
|
|
//
|
|
|
|
// The Scheduler may insert instructions during either schedule() or
|
|
|
|
// exitRegion(), even for empty regions. So the local iterators 'I' and
|
|
|
|
// 'RegionEnd' are invalid across these calls.
|
2012-03-08 01:41:12 +00:00
|
|
|
unsigned RemainingCount = MBB->size();
|
2012-03-09 03:46:39 +00:00
|
|
|
for(MachineBasicBlock::iterator RegionEnd = MBB->end();
|
2012-03-09 22:34:56 +00:00
|
|
|
RegionEnd != MBB->begin(); RegionEnd = Scheduler->begin()) {
|
2012-04-24 17:56:43 +00:00
|
|
|
|
2012-03-09 08:02:51 +00:00
|
|
|
// Avoid decrementing RegionEnd for blocks with no terminator.
|
|
|
|
if (RegionEnd != MBB->end()
|
|
|
|
|| TII->isSchedulingBoundary(llvm::prior(RegionEnd), MBB, *MF)) {
|
|
|
|
--RegionEnd;
|
|
|
|
// Count the boundary instruction.
|
|
|
|
--RemainingCount;
|
|
|
|
}
|
|
|
|
|
2012-03-08 01:41:12 +00:00
|
|
|
// The next region starts above the previous region. Look backward in the
|
|
|
|
// instruction stream until we find the nearest boundary.
|
|
|
|
MachineBasicBlock::iterator I = RegionEnd;
|
2012-03-09 03:46:39 +00:00
|
|
|
for(;I != MBB->begin(); --I, --RemainingCount) {
|
2012-03-08 01:41:12 +00:00
|
|
|
if (TII->isSchedulingBoundary(llvm::prior(I), MBB, *MF))
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
// Notify the scheduler of the region, even if we may skip scheduling
|
|
|
|
// it. Perhaps it still needs to be bundled.
|
|
|
|
Scheduler->enterRegion(MBB, I, RegionEnd, RemainingCount);
|
|
|
|
|
|
|
|
// Skip empty scheduling regions (0 or 1 schedulable instructions).
|
|
|
|
if (I == RegionEnd || I == llvm::prior(RegionEnd)) {
|
|
|
|
// Close the current region. Bundle the terminator if needed.
|
2012-03-09 22:34:56 +00:00
|
|
|
// This invalidates 'RegionEnd' and 'I'.
|
2012-03-08 01:41:12 +00:00
|
|
|
Scheduler->exitRegion();
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
DEBUG(dbgs() << "MachineScheduling " << MF->getFunction()->getName()
|
|
|
|
<< ":BB#" << MBB->getNumber() << "\n From: " << *I << " To: ";
|
|
|
|
if (RegionEnd != MBB->end()) dbgs() << *RegionEnd;
|
|
|
|
else dbgs() << "End";
|
|
|
|
dbgs() << " Remaining: " << RemainingCount << "\n");
|
|
|
|
|
2012-03-09 03:46:42 +00:00
|
|
|
// Schedule a region: possibly reorder instructions.
|
2012-03-09 22:34:56 +00:00
|
|
|
// This invalidates 'RegionEnd' and 'I'.
|
2012-03-08 01:41:12 +00:00
|
|
|
Scheduler->schedule();
|
2012-03-09 03:46:42 +00:00
|
|
|
|
|
|
|
// Close the current region.
|
2012-03-08 01:41:12 +00:00
|
|
|
Scheduler->exitRegion();
|
|
|
|
|
|
|
|
// Scheduling has invalidated the current iterator 'I'. Ask the
|
|
|
|
// scheduler for the top of it's scheduled region.
|
|
|
|
RegionEnd = Scheduler->begin();
|
|
|
|
}
|
|
|
|
assert(RemainingCount == 0 && "Instruction count mismatch!");
|
|
|
|
Scheduler->finishBlock();
|
|
|
|
}
|
2012-04-01 07:24:23 +00:00
|
|
|
Scheduler->finalizeSchedule();
|
2012-03-21 04:12:12 +00:00
|
|
|
DEBUG(LIS->print(dbgs()));
|
2012-03-08 01:41:12 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
void MachineScheduler::print(raw_ostream &O, const Module* m) const {
|
|
|
|
// unimplemented
|
|
|
|
}
|
|
|
|
|
2012-01-14 02:17:06 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2012-03-14 04:00:41 +00:00
|
|
|
// MachineSchedStrategy - Interface to a machine scheduling algorithm.
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
namespace {
|
|
|
|
class ScheduleDAGMI;
|
|
|
|
|
|
|
|
/// MachineSchedStrategy - Interface used by ScheduleDAGMI to drive the selected
|
|
|
|
/// scheduling algorithm.
|
|
|
|
///
|
|
|
|
/// If this works well and targets wish to reuse ScheduleDAGMI, we may expose it
|
|
|
|
/// in ScheduleDAGInstrs.h
|
|
|
|
class MachineSchedStrategy {
|
|
|
|
public:
|
|
|
|
virtual ~MachineSchedStrategy() {}
|
|
|
|
|
|
|
|
/// Initialize the strategy after building the DAG for a new region.
|
|
|
|
virtual void initialize(ScheduleDAGMI *DAG) = 0;
|
|
|
|
|
|
|
|
/// Pick the next node to schedule, or return NULL. Set IsTopNode to true to
|
|
|
|
/// schedule the node at the top of the unscheduled region. Otherwise it will
|
|
|
|
/// be scheduled at the bottom.
|
|
|
|
virtual SUnit *pickNode(bool &IsTopNode) = 0;
|
|
|
|
|
|
|
|
/// When all predecessor dependencies have been resolved, free this node for
|
|
|
|
/// top-down scheduling.
|
|
|
|
virtual void releaseTopNode(SUnit *SU) = 0;
|
|
|
|
/// When all successor dependencies have been resolved, free this node for
|
|
|
|
/// bottom-up scheduling.
|
|
|
|
virtual void releaseBottomNode(SUnit *SU) = 0;
|
|
|
|
};
|
|
|
|
} // namespace
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// ScheduleDAGMI - Base class for MachineInstr scheduling with LiveIntervals
|
|
|
|
// preservation.
|
|
|
|
//===----------------------------------------------------------------------===//
|
2012-01-14 02:17:06 +00:00
|
|
|
|
|
|
|
namespace {
|
2012-03-14 04:00:41 +00:00
|
|
|
/// ScheduleDAGMI is an implementation of ScheduleDAGInstrs that schedules
|
2012-01-14 02:17:06 +00:00
|
|
|
/// machine instructions while updating LiveIntervals.
|
2012-03-14 04:00:41 +00:00
|
|
|
class ScheduleDAGMI : public ScheduleDAGInstrs {
|
2012-03-08 01:41:12 +00:00
|
|
|
AliasAnalysis *AA;
|
2012-04-24 17:56:43 +00:00
|
|
|
RegisterClassInfo *RegClassInfo;
|
2012-03-14 04:00:41 +00:00
|
|
|
MachineSchedStrategy *SchedImpl;
|
|
|
|
|
2012-05-10 21:06:10 +00:00
|
|
|
MachineBasicBlock::iterator LiveRegionEnd;
|
|
|
|
|
2012-05-17 18:35:10 +00:00
|
|
|
/// Register pressure in this region computed by buildSchedGraph.
|
2012-04-24 17:56:43 +00:00
|
|
|
IntervalPressure RegPressure;
|
|
|
|
RegPressureTracker RPTracker;
|
|
|
|
|
2012-05-17 18:35:10 +00:00
|
|
|
/// List of pressure sets that exceed the target's pressure limit before
|
|
|
|
/// scheduling, listed in increasing set ID order. Each pressure set is paired
|
|
|
|
/// with its max pressure in the currently scheduled regions.
|
|
|
|
std::vector<PressureElement> RegionCriticalPSets;
|
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
/// The top of the unscheduled zone.
|
|
|
|
MachineBasicBlock::iterator CurrentTop;
|
2012-05-10 21:06:10 +00:00
|
|
|
IntervalPressure TopPressure;
|
|
|
|
RegPressureTracker TopRPTracker;
|
2012-03-14 04:00:41 +00:00
|
|
|
|
|
|
|
/// The bottom of the unscheduled zone.
|
|
|
|
MachineBasicBlock::iterator CurrentBottom;
|
2012-05-10 21:06:10 +00:00
|
|
|
IntervalPressure BotPressure;
|
|
|
|
RegPressureTracker BotRPTracker;
|
2012-03-19 18:38:38 +00:00
|
|
|
|
|
|
|
/// The number of instructions scheduled so far. Used to cut off the
|
|
|
|
/// scheduler at the point determined by misched-cutoff.
|
|
|
|
unsigned NumInstrsScheduled;
|
2012-01-14 02:17:06 +00:00
|
|
|
public:
|
2012-03-14 04:00:41 +00:00
|
|
|
ScheduleDAGMI(MachineSchedContext *C, MachineSchedStrategy *S):
|
2012-03-08 01:41:12 +00:00
|
|
|
ScheduleDAGInstrs(*C->MF, *C->MLI, *C->MDT, /*IsPostRA=*/false, C->LIS),
|
2012-04-24 20:36:19 +00:00
|
|
|
AA(C->AA), RegClassInfo(C->RegClassInfo), SchedImpl(S),
|
2012-05-10 21:06:10 +00:00
|
|
|
RPTracker(RegPressure), CurrentTop(), TopRPTracker(TopPressure),
|
|
|
|
CurrentBottom(), BotRPTracker(BotPressure), NumInstrsScheduled(0) {}
|
2012-01-17 06:55:07 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
~ScheduleDAGMI() {
|
|
|
|
delete SchedImpl;
|
|
|
|
}
|
2012-01-17 06:55:07 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
MachineBasicBlock::iterator top() const { return CurrentTop; }
|
|
|
|
MachineBasicBlock::iterator bottom() const { return CurrentBottom; }
|
2012-01-17 06:55:07 +00:00
|
|
|
|
2012-04-24 17:56:43 +00:00
|
|
|
/// Implement the ScheduleDAGInstrs interface for handling the next scheduling
|
|
|
|
/// region. This covers all instructions in a block, while schedule() may only
|
|
|
|
/// cover a subset.
|
|
|
|
void enterRegion(MachineBasicBlock *bb,
|
|
|
|
MachineBasicBlock::iterator begin,
|
|
|
|
MachineBasicBlock::iterator end,
|
|
|
|
unsigned endcount);
|
|
|
|
|
|
|
|
/// Implement ScheduleDAGInstrs interface for scheduling a sequence of
|
|
|
|
/// reorderable instructions.
|
2012-03-14 04:00:41 +00:00
|
|
|
void schedule();
|
2012-01-17 06:55:07 +00:00
|
|
|
|
2012-05-10 21:06:16 +00:00
|
|
|
/// Get current register pressure for the top scheduled instructions.
|
|
|
|
const IntervalPressure &getTopPressure() const { return TopPressure; }
|
|
|
|
const RegPressureTracker &getTopRPTracker() const { return TopRPTracker; }
|
|
|
|
|
|
|
|
/// Get current register pressure for the bottom scheduled instructions.
|
|
|
|
const IntervalPressure &getBotPressure() const { return BotPressure; }
|
|
|
|
const RegPressureTracker &getBotRPTracker() const { return BotRPTracker; }
|
|
|
|
|
|
|
|
/// Get register pressure for the entire scheduling region before scheduling.
|
|
|
|
const IntervalPressure &getRegPressure() const { return RegPressure; }
|
|
|
|
|
2012-05-17 18:35:10 +00:00
|
|
|
const std::vector<PressureElement> &getRegionCriticalPSets() const {
|
|
|
|
return RegionCriticalPSets;
|
|
|
|
}
|
|
|
|
|
2012-01-17 06:55:07 +00:00
|
|
|
protected:
|
2012-05-10 21:06:10 +00:00
|
|
|
void initRegPressure();
|
2012-05-17 18:35:10 +00:00
|
|
|
void updateScheduledPressure(std::vector<unsigned> NewMaxPressure);
|
2012-05-10 21:06:10 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
void moveInstruction(MachineInstr *MI, MachineBasicBlock::iterator InsertPos);
|
2012-03-21 04:12:07 +00:00
|
|
|
bool checkSchedLimit();
|
2012-03-14 04:00:41 +00:00
|
|
|
|
2012-01-17 06:55:07 +00:00
|
|
|
void releaseSucc(SUnit *SU, SDep *SuccEdge);
|
|
|
|
void releaseSuccessors(SUnit *SU);
|
2012-03-14 04:00:41 +00:00
|
|
|
void releasePred(SUnit *SU, SDep *PredEdge);
|
|
|
|
void releasePredecessors(SUnit *SU);
|
2012-04-24 18:04:37 +00:00
|
|
|
|
|
|
|
void placeDebugValues();
|
2012-01-14 02:17:06 +00:00
|
|
|
};
|
|
|
|
} // namespace
|
|
|
|
|
2012-01-17 06:55:07 +00:00
|
|
|
/// ReleaseSucc - Decrement the NumPredsLeft count of a successor. When
|
|
|
|
/// NumPredsLeft reaches zero, release the successor node.
|
2012-03-14 04:00:41 +00:00
|
|
|
void ScheduleDAGMI::releaseSucc(SUnit *SU, SDep *SuccEdge) {
|
2012-01-17 06:55:07 +00:00
|
|
|
SUnit *SuccSU = SuccEdge->getSUnit();
|
|
|
|
|
|
|
|
#ifndef NDEBUG
|
|
|
|
if (SuccSU->NumPredsLeft == 0) {
|
|
|
|
dbgs() << "*** Scheduling failed! ***\n";
|
|
|
|
SuccSU->dump(this);
|
|
|
|
dbgs() << " has been released too many times!\n";
|
|
|
|
llvm_unreachable(0);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
--SuccSU->NumPredsLeft;
|
|
|
|
if (SuccSU->NumPredsLeft == 0 && SuccSU != &ExitSU)
|
2012-03-14 04:00:41 +00:00
|
|
|
SchedImpl->releaseTopNode(SuccSU);
|
2012-01-17 06:55:07 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/// releaseSuccessors - Call releaseSucc on each of SU's successors.
|
2012-03-14 04:00:41 +00:00
|
|
|
void ScheduleDAGMI::releaseSuccessors(SUnit *SU) {
|
2012-01-17 06:55:07 +00:00
|
|
|
for (SUnit::succ_iterator I = SU->Succs.begin(), E = SU->Succs.end();
|
|
|
|
I != E; ++I) {
|
|
|
|
releaseSucc(SU, &*I);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
/// ReleasePred - Decrement the NumSuccsLeft count of a predecessor. When
|
|
|
|
/// NumSuccsLeft reaches zero, release the predecessor node.
|
|
|
|
void ScheduleDAGMI::releasePred(SUnit *SU, SDep *PredEdge) {
|
|
|
|
SUnit *PredSU = PredEdge->getSUnit();
|
|
|
|
|
|
|
|
#ifndef NDEBUG
|
|
|
|
if (PredSU->NumSuccsLeft == 0) {
|
|
|
|
dbgs() << "*** Scheduling failed! ***\n";
|
|
|
|
PredSU->dump(this);
|
|
|
|
dbgs() << " has been released too many times!\n";
|
|
|
|
llvm_unreachable(0);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
--PredSU->NumSuccsLeft;
|
|
|
|
if (PredSU->NumSuccsLeft == 0 && PredSU != &EntrySU)
|
|
|
|
SchedImpl->releaseBottomNode(PredSU);
|
|
|
|
}
|
|
|
|
|
|
|
|
/// releasePredecessors - Call releasePred on each of SU's predecessors.
|
|
|
|
void ScheduleDAGMI::releasePredecessors(SUnit *SU) {
|
|
|
|
for (SUnit::pred_iterator I = SU->Preds.begin(), E = SU->Preds.end();
|
|
|
|
I != E; ++I) {
|
|
|
|
releasePred(SU, &*I);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void ScheduleDAGMI::moveInstruction(MachineInstr *MI,
|
|
|
|
MachineBasicBlock::iterator InsertPos) {
|
2012-05-17 18:35:03 +00:00
|
|
|
// Advance RegionBegin if the first instruction moves down.
|
2012-03-21 04:12:10 +00:00
|
|
|
if (&*RegionBegin == MI)
|
2012-05-17 18:35:03 +00:00
|
|
|
++RegionBegin;
|
|
|
|
|
|
|
|
// Update the instruction stream.
|
2012-03-14 04:00:41 +00:00
|
|
|
BB->splice(InsertPos, BB, MI);
|
2012-05-17 18:35:03 +00:00
|
|
|
|
|
|
|
// Update LiveIntervals
|
2012-03-14 04:00:41 +00:00
|
|
|
LIS->handleMove(MI);
|
2012-05-17 18:35:03 +00:00
|
|
|
|
|
|
|
// Recede RegionBegin if an instruction moves above the first.
|
2012-03-14 04:00:41 +00:00
|
|
|
if (RegionBegin == InsertPos)
|
|
|
|
RegionBegin = MI;
|
|
|
|
}
|
|
|
|
|
2012-03-21 04:12:07 +00:00
|
|
|
bool ScheduleDAGMI::checkSchedLimit() {
|
|
|
|
#ifndef NDEBUG
|
|
|
|
if (NumInstrsScheduled == MISchedCutoff && MISchedCutoff != ~0U) {
|
|
|
|
CurrentTop = CurrentBottom;
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
++NumInstrsScheduled;
|
|
|
|
#endif
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2012-04-24 17:56:43 +00:00
|
|
|
/// enterRegion - Called back from MachineScheduler::runOnMachineFunction after
|
|
|
|
/// crossing a scheduling boundary. [begin, end) includes all instructions in
|
|
|
|
/// the region, including the boundary itself and single-instruction regions
|
|
|
|
/// that don't get scheduled.
|
|
|
|
void ScheduleDAGMI::enterRegion(MachineBasicBlock *bb,
|
|
|
|
MachineBasicBlock::iterator begin,
|
|
|
|
MachineBasicBlock::iterator end,
|
|
|
|
unsigned endcount)
|
|
|
|
{
|
|
|
|
ScheduleDAGInstrs::enterRegion(bb, begin, end, endcount);
|
2012-05-10 21:06:10 +00:00
|
|
|
|
|
|
|
// For convenience remember the end of the liveness region.
|
|
|
|
LiveRegionEnd =
|
|
|
|
(RegionEnd == bb->end()) ? RegionEnd : llvm::next(RegionEnd);
|
|
|
|
}
|
|
|
|
|
|
|
|
// Setup the register pressure trackers for the top scheduled top and bottom
|
|
|
|
// scheduled regions.
|
|
|
|
void ScheduleDAGMI::initRegPressure() {
|
|
|
|
TopRPTracker.init(&MF, RegClassInfo, LIS, BB, RegionBegin);
|
|
|
|
BotRPTracker.init(&MF, RegClassInfo, LIS, BB, LiveRegionEnd);
|
|
|
|
|
|
|
|
// Close the RPTracker to finalize live ins.
|
|
|
|
RPTracker.closeRegion();
|
|
|
|
|
|
|
|
// Initialize the live ins and live outs.
|
|
|
|
TopRPTracker.addLiveRegs(RPTracker.getPressure().LiveInRegs);
|
|
|
|
BotRPTracker.addLiveRegs(RPTracker.getPressure().LiveOutRegs);
|
|
|
|
|
|
|
|
// Close one end of the tracker so we can call
|
|
|
|
// getMaxUpward/DownwardPressureDelta before advancing across any
|
|
|
|
// instructions. This converts currently live regs into live ins/outs.
|
|
|
|
TopRPTracker.closeTop();
|
|
|
|
BotRPTracker.closeBottom();
|
|
|
|
|
|
|
|
// Account for liveness generated by the region boundary.
|
|
|
|
if (LiveRegionEnd != RegionEnd)
|
|
|
|
BotRPTracker.recede();
|
|
|
|
|
|
|
|
assert(BotRPTracker.getPos() == RegionEnd && "Can't find the region bottom");
|
2012-05-17 18:35:10 +00:00
|
|
|
|
|
|
|
// Cache the list of excess pressure sets in this region. This will also track
|
|
|
|
// the max pressure in the scheduled code for these sets.
|
|
|
|
RegionCriticalPSets.clear();
|
|
|
|
std::vector<unsigned> RegionPressure = RPTracker.getPressure().MaxSetPressure;
|
|
|
|
for (unsigned i = 0, e = RegionPressure.size(); i < e; ++i) {
|
|
|
|
unsigned Limit = TRI->getRegPressureSetLimit(i);
|
|
|
|
if (RegionPressure[i] > Limit)
|
|
|
|
RegionCriticalPSets.push_back(PressureElement(i, 0));
|
|
|
|
}
|
|
|
|
DEBUG(dbgs() << "Excess PSets: ";
|
|
|
|
for (unsigned i = 0, e = RegionCriticalPSets.size(); i != e; ++i)
|
|
|
|
dbgs() << TRI->getRegPressureSetName(
|
|
|
|
RegionCriticalPSets[i].PSetID) << " ";
|
|
|
|
dbgs() << "\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
// FIXME: When the pressure tracker deals in pressure differences then we won't
|
|
|
|
// iterate over all RegionCriticalPSets[i].
|
|
|
|
void ScheduleDAGMI::
|
|
|
|
updateScheduledPressure(std::vector<unsigned> NewMaxPressure) {
|
|
|
|
for (unsigned i = 0, e = RegionCriticalPSets.size(); i < e; ++i) {
|
|
|
|
unsigned ID = RegionCriticalPSets[i].PSetID;
|
|
|
|
int &MaxUnits = RegionCriticalPSets[i].UnitIncrease;
|
|
|
|
if ((int)NewMaxPressure[ID] > MaxUnits)
|
|
|
|
MaxUnits = NewMaxPressure[ID];
|
|
|
|
}
|
2012-04-24 17:56:43 +00:00
|
|
|
}
|
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
/// schedule - Called back from MachineScheduler::runOnMachineFunction
|
2012-04-24 17:56:43 +00:00
|
|
|
/// after setting up the current scheduling region. [RegionBegin, RegionEnd)
|
|
|
|
/// only includes instructions that have DAG nodes, not scheduling boundaries.
|
2012-03-14 04:00:41 +00:00
|
|
|
void ScheduleDAGMI::schedule() {
|
2012-05-10 21:06:10 +00:00
|
|
|
// Initialize the register pressure tracker used by buildSchedGraph.
|
|
|
|
RPTracker.init(&MF, RegClassInfo, LIS, BB, LiveRegionEnd);
|
|
|
|
|
|
|
|
// Account for liveness generate by the region boundary.
|
|
|
|
if (LiveRegionEnd != RegionEnd)
|
|
|
|
RPTracker.recede();
|
2012-04-24 17:56:43 +00:00
|
|
|
|
2012-05-10 21:06:10 +00:00
|
|
|
// Build the DAG, and compute current register pressure.
|
2012-04-24 17:56:43 +00:00
|
|
|
buildSchedGraph(AA, &RPTracker);
|
2012-01-17 06:55:07 +00:00
|
|
|
|
2012-05-10 21:06:10 +00:00
|
|
|
// Initialize top/bottom trackers after computing region pressure.
|
|
|
|
initRegPressure();
|
|
|
|
|
2012-01-17 06:55:07 +00:00
|
|
|
DEBUG(dbgs() << "********** MI Scheduling **********\n");
|
|
|
|
DEBUG(for (unsigned su = 0, e = SUnits.size(); su != e; ++su)
|
|
|
|
SUnits[su].dumpAll(this));
|
|
|
|
|
2012-03-07 00:18:25 +00:00
|
|
|
if (ViewMISchedDAGs) viewGraph();
|
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
SchedImpl->initialize(this);
|
|
|
|
|
|
|
|
// Release edges from the special Entry node or to the special Exit node.
|
2012-01-17 06:55:07 +00:00
|
|
|
releaseSuccessors(&EntrySU);
|
2012-03-14 04:00:41 +00:00
|
|
|
releasePredecessors(&ExitSU);
|
2012-01-17 06:55:07 +00:00
|
|
|
|
|
|
|
// Release all DAG roots for scheduling.
|
|
|
|
for (std::vector<SUnit>::iterator I = SUnits.begin(), E = SUnits.end();
|
|
|
|
I != E; ++I) {
|
2012-03-14 04:00:41 +00:00
|
|
|
// A SUnit is ready to top schedule if it has no predecessors.
|
2012-01-17 06:55:07 +00:00
|
|
|
if (I->Preds.empty())
|
2012-03-14 04:00:41 +00:00
|
|
|
SchedImpl->releaseTopNode(&(*I));
|
|
|
|
// A SUnit is ready to bottom schedule if it has no successors.
|
|
|
|
if (I->Succs.empty())
|
|
|
|
SchedImpl->releaseBottomNode(&(*I));
|
2012-01-17 06:55:07 +00:00
|
|
|
}
|
|
|
|
|
2012-04-24 18:04:34 +00:00
|
|
|
CurrentTop = nextIfDebug(RegionBegin, RegionEnd);
|
2012-03-14 04:00:41 +00:00
|
|
|
CurrentBottom = RegionEnd;
|
|
|
|
bool IsTopNode = false;
|
|
|
|
while (SUnit *SU = SchedImpl->pickNode(IsTopNode)) {
|
|
|
|
DEBUG(dbgs() << "*** " << (IsTopNode ? "Top" : "Bottom")
|
|
|
|
<< " Scheduling Instruction:\n"; SU->dump(this));
|
2012-03-21 04:12:07 +00:00
|
|
|
if (!checkSchedLimit())
|
|
|
|
break;
|
2012-01-17 06:55:07 +00:00
|
|
|
|
|
|
|
// Move the instruction to its new location in the instruction stream.
|
|
|
|
MachineInstr *MI = SU->getInstr();
|
2012-03-14 04:00:41 +00:00
|
|
|
|
|
|
|
if (IsTopNode) {
|
|
|
|
assert(SU->isTopReady() && "node still has unscheduled dependencies");
|
|
|
|
if (&*CurrentTop == MI)
|
2012-04-24 18:04:34 +00:00
|
|
|
CurrentTop = nextIfDebug(++CurrentTop, CurrentBottom);
|
2012-05-17 18:35:03 +00:00
|
|
|
else {
|
2012-03-14 04:00:41 +00:00
|
|
|
moveInstruction(MI, CurrentTop);
|
2012-05-17 18:35:03 +00:00
|
|
|
TopRPTracker.setPos(MI);
|
|
|
|
}
|
2012-05-10 21:06:10 +00:00
|
|
|
|
|
|
|
// Update top scheduled pressure.
|
|
|
|
TopRPTracker.advance();
|
|
|
|
assert(TopRPTracker.getPos() == CurrentTop && "out of sync");
|
2012-05-17 18:35:10 +00:00
|
|
|
updateScheduledPressure(TopRPTracker.getPressure().MaxSetPressure);
|
2012-05-10 21:06:10 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
// Release dependent instructions for scheduling.
|
|
|
|
releaseSuccessors(SU);
|
|
|
|
}
|
2012-01-17 06:55:07 +00:00
|
|
|
else {
|
2012-03-14 04:00:41 +00:00
|
|
|
assert(SU->isBottomReady() && "node still has unscheduled dependencies");
|
2012-04-24 18:04:34 +00:00
|
|
|
MachineBasicBlock::iterator priorII =
|
|
|
|
priorNonDebug(CurrentBottom, CurrentTop);
|
|
|
|
if (&*priorII == MI)
|
|
|
|
CurrentBottom = priorII;
|
2012-03-14 04:00:41 +00:00
|
|
|
else {
|
2012-05-17 18:35:03 +00:00
|
|
|
if (&*CurrentTop == MI) {
|
|
|
|
CurrentTop = nextIfDebug(++CurrentTop, priorII);
|
|
|
|
TopRPTracker.setPos(CurrentTop);
|
|
|
|
}
|
2012-03-14 04:00:41 +00:00
|
|
|
moveInstruction(MI, CurrentBottom);
|
|
|
|
CurrentBottom = MI;
|
|
|
|
}
|
2012-05-10 21:06:10 +00:00
|
|
|
// Update bottom scheduled pressure.
|
|
|
|
BotRPTracker.recede();
|
|
|
|
assert(BotRPTracker.getPos() == CurrentBottom && "out of sync");
|
2012-05-17 18:35:10 +00:00
|
|
|
updateScheduledPressure(BotRPTracker.getPressure().MaxSetPressure);
|
2012-05-10 21:06:10 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
// Release dependent instructions for scheduling.
|
|
|
|
releasePredecessors(SU);
|
2012-01-17 06:55:07 +00:00
|
|
|
}
|
2012-03-14 04:00:41 +00:00
|
|
|
SU->isScheduled = true;
|
2012-01-17 06:55:07 +00:00
|
|
|
}
|
2012-03-14 04:00:41 +00:00
|
|
|
assert(CurrentTop == CurrentBottom && "Nonempty unscheduled zone.");
|
2012-04-24 18:04:37 +00:00
|
|
|
|
|
|
|
placeDebugValues();
|
|
|
|
}
|
|
|
|
|
|
|
|
/// Reinsert any remaining debug_values, just like the PostRA scheduler.
|
|
|
|
void ScheduleDAGMI::placeDebugValues() {
|
|
|
|
// If first instruction was a DBG_VALUE then put it back.
|
|
|
|
if (FirstDbgValue) {
|
|
|
|
BB->splice(RegionBegin, BB, FirstDbgValue);
|
|
|
|
RegionBegin = FirstDbgValue;
|
|
|
|
}
|
|
|
|
|
|
|
|
for (std::vector<std::pair<MachineInstr *, MachineInstr *> >::iterator
|
|
|
|
DI = DbgValues.end(), DE = DbgValues.begin(); DI != DE; --DI) {
|
|
|
|
std::pair<MachineInstr *, MachineInstr *> P = *prior(DI);
|
|
|
|
MachineInstr *DbgValue = P.first;
|
|
|
|
MachineBasicBlock::iterator OrigPrevMI = P.second;
|
|
|
|
BB->splice(++OrigPrevMI, BB, DbgValue);
|
|
|
|
if (OrigPrevMI == llvm::prior(RegionEnd))
|
|
|
|
RegionEnd = DbgValue;
|
|
|
|
}
|
|
|
|
DbgValues.clear();
|
|
|
|
FirstDbgValue = NULL;
|
2012-01-17 06:55:07 +00:00
|
|
|
}
|
|
|
|
|
2012-01-17 06:55:03 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2012-03-14 04:00:41 +00:00
|
|
|
// ConvergingScheduler - Implementation of the standard MachineSchedStrategy.
|
2012-01-17 06:55:03 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
namespace {
|
2012-05-10 21:06:16 +00:00
|
|
|
/// Wrapper around a vector of SUnits with some basic convenience methods.
|
2012-05-10 21:06:12 +00:00
|
|
|
struct ReadyQ {
|
|
|
|
typedef std::vector<SUnit*>::iterator iterator;
|
|
|
|
|
|
|
|
unsigned ID;
|
|
|
|
std::vector<SUnit*> Queue;
|
|
|
|
|
|
|
|
ReadyQ(unsigned id): ID(id) {}
|
|
|
|
|
|
|
|
bool isInQueue(SUnit *SU) const {
|
|
|
|
return SU->NodeQueueId & ID;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool empty() const { return Queue.empty(); }
|
|
|
|
|
2012-05-17 18:35:10 +00:00
|
|
|
unsigned size() const { return Queue.size(); }
|
|
|
|
|
2012-05-10 21:06:14 +00:00
|
|
|
iterator begin() { return Queue.begin(); }
|
|
|
|
|
|
|
|
iterator end() { return Queue.end(); }
|
|
|
|
|
2012-05-10 21:06:12 +00:00
|
|
|
iterator find(SUnit *SU) {
|
|
|
|
return std::find(Queue.begin(), Queue.end(), SU);
|
|
|
|
}
|
|
|
|
|
|
|
|
void push(SUnit *SU) {
|
|
|
|
Queue.push_back(SU);
|
2012-05-10 21:06:16 +00:00
|
|
|
SU->NodeQueueId |= ID;
|
2012-05-10 21:06:12 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void remove(iterator I) {
|
2012-05-10 21:06:16 +00:00
|
|
|
(*I)->NodeQueueId &= ~ID;
|
2012-05-10 21:06:12 +00:00
|
|
|
*I = Queue.back();
|
|
|
|
Queue.pop_back();
|
|
|
|
}
|
2012-05-17 18:35:13 +00:00
|
|
|
|
|
|
|
void dump(const char* Name) {
|
|
|
|
dbgs() << Name << ": ";
|
|
|
|
for (unsigned i = 0, e = Queue.size(); i < e; ++i)
|
|
|
|
dbgs() << Queue[i]->NodeNum << " ";
|
|
|
|
dbgs() << "\n";
|
|
|
|
}
|
2012-05-10 21:06:12 +00:00
|
|
|
};
|
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
/// ConvergingScheduler shrinks the unscheduled zone using heuristics to balance
|
|
|
|
/// the schedule.
|
|
|
|
class ConvergingScheduler : public MachineSchedStrategy {
|
2012-05-10 21:06:16 +00:00
|
|
|
|
|
|
|
/// Store the state used by ConvergingScheduler heuristics, required for the
|
|
|
|
/// lifetime of one invocation of pickNode().
|
|
|
|
struct SchedCandidate {
|
|
|
|
// The best SUnit candidate.
|
|
|
|
SUnit *SU;
|
|
|
|
|
|
|
|
// Register pressure values for the best candidate.
|
|
|
|
RegPressureDelta RPDelta;
|
|
|
|
|
|
|
|
SchedCandidate(): SU(NULL) {}
|
|
|
|
};
|
2012-05-17 18:35:10 +00:00
|
|
|
/// Represent the type of SchedCandidate found within a single queue.
|
|
|
|
enum CandResult {
|
|
|
|
NoCand, NodeOrder, SingleExcess, SingleCritical, SingleMax, MultiPressure };
|
2012-05-10 21:06:16 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
ScheduleDAGMI *DAG;
|
2012-05-10 21:06:16 +00:00
|
|
|
const TargetRegisterInfo *TRI;
|
2012-03-14 04:00:41 +00:00
|
|
|
|
2012-05-10 21:06:12 +00:00
|
|
|
ReadyQ TopQueue;
|
|
|
|
ReadyQ BotQueue;
|
2012-03-14 04:00:41 +00:00
|
|
|
|
2012-01-17 06:55:03 +00:00
|
|
|
public:
|
2012-05-10 21:06:16 +00:00
|
|
|
/// SUnit::NodeQueueId = 0 (none), = 1 (top), = 2 (bottom), = 3 (both)
|
|
|
|
enum {
|
|
|
|
TopQID = 1,
|
|
|
|
BotQID = 2
|
|
|
|
};
|
|
|
|
|
|
|
|
ConvergingScheduler(): DAG(0), TRI(0), TopQueue(TopQID), BotQueue(BotQID) {}
|
|
|
|
|
|
|
|
static const char *getQName(unsigned ID) {
|
|
|
|
switch(ID) {
|
|
|
|
default: return "NoQ";
|
|
|
|
case TopQID: return "TopQ";
|
|
|
|
case BotQID: return "BotQ";
|
|
|
|
};
|
|
|
|
}
|
2012-05-10 21:06:12 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
virtual void initialize(ScheduleDAGMI *dag) {
|
|
|
|
DAG = dag;
|
2012-05-10 21:06:16 +00:00
|
|
|
TRI = DAG->TRI;
|
2012-01-17 06:55:03 +00:00
|
|
|
|
2012-03-14 11:26:37 +00:00
|
|
|
assert((!ForceTopDown || !ForceBottomUp) &&
|
2012-03-14 04:00:41 +00:00
|
|
|
"-misched-topdown incompatible with -misched-bottomup");
|
|
|
|
}
|
2012-01-17 06:55:03 +00:00
|
|
|
|
2012-05-10 21:06:16 +00:00
|
|
|
virtual SUnit *pickNode(bool &IsTopNode);
|
2012-01-17 06:55:03 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
virtual void releaseTopNode(SUnit *SU) {
|
2012-05-10 21:06:14 +00:00
|
|
|
if (!SU->isScheduled)
|
|
|
|
TopQueue.push(SU);
|
2012-03-14 04:00:41 +00:00
|
|
|
}
|
|
|
|
virtual void releaseBottomNode(SUnit *SU) {
|
2012-05-10 21:06:14 +00:00
|
|
|
if (!SU->isScheduled)
|
|
|
|
BotQueue.push(SU);
|
2012-03-14 04:00:41 +00:00
|
|
|
}
|
2012-05-10 21:06:16 +00:00
|
|
|
protected:
|
2012-05-17 18:35:10 +00:00
|
|
|
SUnit *pickNodeBidrectional(bool &IsTopNode);
|
|
|
|
|
|
|
|
CandResult pickNodeFromQueue(ReadyQ &Q, const RegPressureTracker &RPTracker,
|
|
|
|
SchedCandidate &Candidate);
|
2012-05-10 21:06:19 +00:00
|
|
|
#ifndef NDEBUG
|
|
|
|
void traceCandidate(const char *Label, unsigned QID, SUnit *SU,
|
2012-05-17 18:35:10 +00:00
|
|
|
PressureElement P = PressureElement());
|
2012-05-10 21:06:19 +00:00
|
|
|
#endif
|
2012-03-14 04:00:41 +00:00
|
|
|
};
|
|
|
|
} // namespace
|
2012-01-17 06:55:03 +00:00
|
|
|
|
2012-05-10 21:06:19 +00:00
|
|
|
#ifndef NDEBUG
|
|
|
|
void ConvergingScheduler::
|
|
|
|
traceCandidate(const char *Label, unsigned QID, SUnit *SU,
|
2012-05-17 18:35:10 +00:00
|
|
|
PressureElement P) {
|
2012-05-10 21:06:19 +00:00
|
|
|
dbgs() << Label << getQName(QID) << " ";
|
2012-05-17 18:35:10 +00:00
|
|
|
if (P.isValid())
|
|
|
|
dbgs() << TRI->getRegPressureSetName(P.PSetID) << ":" << P.UnitIncrease
|
|
|
|
<< " ";
|
2012-05-10 21:06:19 +00:00
|
|
|
else
|
|
|
|
dbgs() << " ";
|
|
|
|
SU->dump(DAG);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2012-05-17 18:35:10 +00:00
|
|
|
/// Return true if the LHS reg pressure effect is better than RHS.
|
|
|
|
static bool compareRPDelta(const RegPressureDelta &LHS,
|
|
|
|
const RegPressureDelta &RHS) {
|
|
|
|
// Compare each component of pressure in decreasing order of importance
|
|
|
|
// without checking if any are valid. Invalid PressureElements are assumed to
|
|
|
|
// have UnitIncrease==0, so are neutral.
|
|
|
|
if (LHS.Excess.UnitIncrease != RHS.Excess.UnitIncrease)
|
|
|
|
return LHS.Excess.UnitIncrease < RHS.Excess.UnitIncrease;
|
|
|
|
|
|
|
|
if (LHS.CriticalMax.UnitIncrease != RHS.CriticalMax.UnitIncrease)
|
|
|
|
return LHS.CriticalMax.UnitIncrease < RHS.CriticalMax.UnitIncrease;
|
|
|
|
|
|
|
|
if (LHS.CurrentMax.UnitIncrease != RHS.CurrentMax.UnitIncrease)
|
|
|
|
return LHS.CurrentMax.UnitIncrease < RHS.CurrentMax.UnitIncrease;
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2012-05-10 21:06:16 +00:00
|
|
|
/// Pick the best candidate from the top queue.
|
|
|
|
///
|
|
|
|
/// TODO: getMaxPressureDelta results can be mostly cached for each SUnit during
|
|
|
|
/// DAG building. To adjust for the current scheduling location we need to
|
|
|
|
/// maintain the number of vreg uses remaining to be top-scheduled.
|
2012-05-17 18:35:10 +00:00
|
|
|
ConvergingScheduler::CandResult ConvergingScheduler::
|
|
|
|
pickNodeFromQueue(ReadyQ &Q, const RegPressureTracker &RPTracker,
|
|
|
|
SchedCandidate &Candidate) {
|
2012-05-17 18:35:13 +00:00
|
|
|
DEBUG(Q.dump(getQName(Q.ID)));
|
2012-05-17 18:35:10 +00:00
|
|
|
|
2012-05-10 21:06:16 +00:00
|
|
|
// getMaxPressureDelta temporarily modifies the tracker.
|
|
|
|
RegPressureTracker &TempTracker = const_cast<RegPressureTracker&>(RPTracker);
|
|
|
|
|
|
|
|
// BestSU remains NULL if no top candidates beat the best existing candidate.
|
2012-05-17 18:35:10 +00:00
|
|
|
CandResult FoundCandidate = NoCand;
|
2012-05-10 21:06:16 +00:00
|
|
|
for (ReadyQ::iterator I = Q.begin(), E = Q.end(); I != E; ++I) {
|
|
|
|
|
|
|
|
RegPressureDelta RPDelta;
|
2012-05-17 18:35:10 +00:00
|
|
|
TempTracker.getMaxPressureDelta((*I)->getInstr(), RPDelta,
|
|
|
|
DAG->getRegionCriticalPSets(),
|
|
|
|
DAG->getRegPressure().MaxSetPressure);
|
2012-05-10 21:06:16 +00:00
|
|
|
|
2012-05-17 18:35:10 +00:00
|
|
|
// Initialize the candidate if needed.
|
|
|
|
if (!Candidate.SU) {
|
|
|
|
Candidate.SU = *I;
|
|
|
|
Candidate.RPDelta = RPDelta;
|
|
|
|
FoundCandidate = NodeOrder;
|
|
|
|
continue;
|
|
|
|
}
|
2012-05-10 21:06:16 +00:00
|
|
|
// Avoid exceeding the target's limit.
|
2012-05-17 18:35:10 +00:00
|
|
|
if (RPDelta.Excess.UnitIncrease < Candidate.RPDelta.Excess.UnitIncrease) {
|
|
|
|
DEBUG(traceCandidate("ECAND", Q.ID, *I, RPDelta.Excess));
|
2012-05-10 21:06:16 +00:00
|
|
|
Candidate.SU = *I;
|
|
|
|
Candidate.RPDelta = RPDelta;
|
2012-05-17 18:35:10 +00:00
|
|
|
FoundCandidate = SingleExcess;
|
2012-05-10 21:06:16 +00:00
|
|
|
continue;
|
|
|
|
}
|
2012-05-17 18:35:10 +00:00
|
|
|
if (RPDelta.Excess.UnitIncrease > Candidate.RPDelta.Excess.UnitIncrease)
|
2012-05-10 21:06:16 +00:00
|
|
|
continue;
|
2012-05-17 18:35:10 +00:00
|
|
|
if (FoundCandidate == SingleExcess)
|
|
|
|
FoundCandidate = MultiPressure;
|
2012-05-10 21:06:16 +00:00
|
|
|
|
2012-05-17 18:35:10 +00:00
|
|
|
// Avoid increasing the max critical pressure in the scheduled region.
|
|
|
|
if (RPDelta.CriticalMax.UnitIncrease
|
|
|
|
< Candidate.RPDelta.CriticalMax.UnitIncrease) {
|
|
|
|
DEBUG(traceCandidate("PCAND", Q.ID, *I, RPDelta.CriticalMax));
|
2012-05-10 21:06:16 +00:00
|
|
|
Candidate.SU = *I;
|
|
|
|
Candidate.RPDelta = RPDelta;
|
2012-05-17 18:35:10 +00:00
|
|
|
FoundCandidate = SingleCritical;
|
2012-05-10 21:06:16 +00:00
|
|
|
continue;
|
|
|
|
}
|
2012-05-17 18:35:10 +00:00
|
|
|
if (RPDelta.CriticalMax.UnitIncrease
|
|
|
|
> Candidate.RPDelta.CriticalMax.UnitIncrease)
|
2012-05-10 21:06:16 +00:00
|
|
|
continue;
|
2012-05-17 18:35:10 +00:00
|
|
|
if (FoundCandidate == SingleCritical)
|
|
|
|
FoundCandidate = MultiPressure;
|
|
|
|
|
|
|
|
// Avoid increasing the max pressure of the entire region.
|
|
|
|
if (RPDelta.CurrentMax.UnitIncrease
|
|
|
|
< Candidate.RPDelta.CurrentMax.UnitIncrease) {
|
|
|
|
DEBUG(traceCandidate("MCAND", Q.ID, *I, RPDelta.CurrentMax));
|
|
|
|
Candidate.SU = *I;
|
|
|
|
Candidate.RPDelta = RPDelta;
|
|
|
|
FoundCandidate = SingleMax;
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
if (RPDelta.CurrentMax.UnitIncrease
|
|
|
|
> Candidate.RPDelta.CurrentMax.UnitIncrease)
|
|
|
|
continue;
|
|
|
|
if (FoundCandidate == SingleMax)
|
|
|
|
FoundCandidate = MultiPressure;
|
2012-05-10 21:06:16 +00:00
|
|
|
|
|
|
|
// Fall through to original instruction order.
|
2012-05-17 18:35:10 +00:00
|
|
|
// Only consider node order if Candidate was chosen from this Q.
|
|
|
|
if (FoundCandidate == NoCand)
|
2012-05-10 21:06:16 +00:00
|
|
|
continue;
|
|
|
|
|
|
|
|
if ((Q.ID == TopQID && (*I)->NodeNum < Candidate.SU->NodeNum)
|
|
|
|
|| (Q.ID == BotQID && (*I)->NodeNum > Candidate.SU->NodeNum)) {
|
2012-05-17 18:35:10 +00:00
|
|
|
DEBUG(traceCandidate("NCAND", Q.ID, *I));
|
2012-05-10 21:06:16 +00:00
|
|
|
Candidate.SU = *I;
|
|
|
|
Candidate.RPDelta = RPDelta;
|
2012-05-17 18:35:10 +00:00
|
|
|
FoundCandidate = NodeOrder;
|
2012-05-10 21:06:16 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
return FoundCandidate;
|
|
|
|
}
|
|
|
|
|
2012-05-17 18:35:10 +00:00
|
|
|
/// Pick the best candidate node from either the top or bottom queue.
|
|
|
|
SUnit *ConvergingScheduler::pickNodeBidrectional(bool &IsTopNode) {
|
|
|
|
// Schedule as far as possible in the direction of no choice. This is most
|
|
|
|
// efficient, but also provides the best heuristics for CriticalPSets.
|
|
|
|
if (BotQueue.size() == 1) {
|
|
|
|
IsTopNode = false;
|
|
|
|
return *BotQueue.begin();
|
|
|
|
}
|
|
|
|
if (TopQueue.size() == 1) {
|
|
|
|
IsTopNode = true;
|
|
|
|
return *TopQueue.begin();
|
|
|
|
}
|
|
|
|
SchedCandidate BotCandidate;
|
|
|
|
// Prefer bottom scheduling when heuristics are silent.
|
|
|
|
CandResult BotResult =
|
|
|
|
pickNodeFromQueue(BotQueue, DAG->getBotRPTracker(), BotCandidate);
|
|
|
|
assert(BotResult != NoCand && "failed to find the first candidate");
|
|
|
|
|
|
|
|
// If either Q has a single candidate that provides the least increase in
|
|
|
|
// Excess pressure, we can immediately schedule from that Q.
|
|
|
|
//
|
|
|
|
// RegionCriticalPSets summarizes the pressure within the scheduled region and
|
|
|
|
// affects picking from either Q. If scheduling in one direction must
|
|
|
|
// increase pressure for one of the excess PSets, then schedule in that
|
|
|
|
// direction first to provide more freedom in the other direction.
|
|
|
|
if (BotResult == SingleExcess || BotResult == SingleCritical) {
|
|
|
|
IsTopNode = false;
|
|
|
|
return BotCandidate.SU;
|
|
|
|
}
|
|
|
|
// Check if the top Q has a better candidate.
|
|
|
|
SchedCandidate TopCandidate;
|
|
|
|
CandResult TopResult =
|
|
|
|
pickNodeFromQueue(TopQueue, DAG->getTopRPTracker(), TopCandidate);
|
|
|
|
assert(TopResult != NoCand && "failed to find the first candidate");
|
|
|
|
|
|
|
|
if (TopResult == SingleExcess || TopResult == SingleCritical) {
|
|
|
|
IsTopNode = true;
|
|
|
|
return TopCandidate.SU;
|
|
|
|
}
|
|
|
|
// If either Q has a single candidate that minimizes pressure above the
|
|
|
|
// original region's pressure pick it.
|
|
|
|
if (BotResult == SingleMax) {
|
|
|
|
IsTopNode = false;
|
|
|
|
return BotCandidate.SU;
|
|
|
|
}
|
|
|
|
if (TopResult == SingleMax) {
|
|
|
|
IsTopNode = true;
|
|
|
|
return TopCandidate.SU;
|
|
|
|
}
|
|
|
|
// Check for a salient pressure difference and pick the best from either side.
|
|
|
|
if (compareRPDelta(TopCandidate.RPDelta, BotCandidate.RPDelta)) {
|
|
|
|
IsTopNode = true;
|
|
|
|
return TopCandidate.SU;
|
|
|
|
}
|
|
|
|
// Otherwise prefer the bottom candidate in node order.
|
|
|
|
IsTopNode = false;
|
|
|
|
return BotCandidate.SU;
|
|
|
|
}
|
|
|
|
|
|
|
|
/// Pick the best node to balance the schedule. Implements MachineSchedStrategy.
|
2012-05-10 21:06:16 +00:00
|
|
|
SUnit *ConvergingScheduler::pickNode(bool &IsTopNode) {
|
|
|
|
if (DAG->top() == DAG->bottom()) {
|
|
|
|
assert(TopQueue.empty() && BotQueue.empty() && "ReadyQ garbage");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
SUnit *SU;
|
|
|
|
if (ForceTopDown) {
|
|
|
|
SU = DAG->getSUnit(DAG->top());
|
|
|
|
IsTopNode = true;
|
|
|
|
}
|
|
|
|
else if (ForceBottomUp) {
|
|
|
|
SU = DAG->getSUnit(priorNonDebug(DAG->bottom(), DAG->top()));
|
|
|
|
IsTopNode = false;
|
|
|
|
}
|
|
|
|
else {
|
2012-05-17 18:35:10 +00:00
|
|
|
SU = pickNodeBidrectional(IsTopNode);
|
2012-05-10 21:06:16 +00:00
|
|
|
}
|
|
|
|
if (SU->isTopReady()) {
|
|
|
|
assert(!TopQueue.empty() && "bad ready count");
|
|
|
|
TopQueue.remove(TopQueue.find(SU));
|
|
|
|
}
|
|
|
|
if (SU->isBottomReady()) {
|
|
|
|
assert(!BotQueue.empty() && "bad ready count");
|
|
|
|
BotQueue.remove(BotQueue.find(SU));
|
|
|
|
}
|
|
|
|
return SU;
|
|
|
|
}
|
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
/// Create the standard converging machine scheduler. This will be used as the
|
|
|
|
/// default scheduler if the target does not set a default.
|
|
|
|
static ScheduleDAGInstrs *createConvergingSched(MachineSchedContext *C) {
|
2012-03-14 11:26:37 +00:00
|
|
|
assert((!ForceTopDown || !ForceBottomUp) &&
|
2012-03-14 04:00:41 +00:00
|
|
|
"-misched-topdown incompatible with -misched-bottomup");
|
|
|
|
return new ScheduleDAGMI(C, new ConvergingScheduler());
|
2012-01-17 06:55:03 +00:00
|
|
|
}
|
2012-03-14 04:00:41 +00:00
|
|
|
static MachineSchedRegistry
|
|
|
|
ConvergingSchedRegistry("converge", "Standard converging scheduler.",
|
|
|
|
createConvergingSched);
|
2012-01-17 06:55:03 +00:00
|
|
|
|
2012-01-14 02:17:06 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Machine Instruction Shuffler for Correctness Testing
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2012-01-13 06:30:30 +00:00
|
|
|
#ifndef NDEBUG
|
|
|
|
namespace {
|
2012-03-14 04:00:41 +00:00
|
|
|
/// Apply a less-than relation on the node order, which corresponds to the
|
|
|
|
/// instruction order prior to scheduling. IsReverse implements greater-than.
|
|
|
|
template<bool IsReverse>
|
|
|
|
struct SUnitOrder {
|
2012-01-17 06:55:07 +00:00
|
|
|
bool operator()(SUnit *A, SUnit *B) const {
|
2012-03-14 04:00:41 +00:00
|
|
|
if (IsReverse)
|
|
|
|
return A->NodeNum > B->NodeNum;
|
|
|
|
else
|
|
|
|
return A->NodeNum < B->NodeNum;
|
2012-01-17 06:55:07 +00:00
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2012-01-13 06:30:30 +00:00
|
|
|
/// Reorder instructions as much as possible.
|
2012-03-14 04:00:41 +00:00
|
|
|
class InstructionShuffler : public MachineSchedStrategy {
|
|
|
|
bool IsAlternating;
|
|
|
|
bool IsTopDown;
|
|
|
|
|
|
|
|
// Using a less-than relation (SUnitOrder<false>) for the TopQ priority
|
|
|
|
// gives nodes with a higher number higher priority causing the latest
|
|
|
|
// instructions to be scheduled first.
|
|
|
|
PriorityQueue<SUnit*, std::vector<SUnit*>, SUnitOrder<false> >
|
|
|
|
TopQ;
|
|
|
|
// When scheduling bottom-up, use greater-than as the queue priority.
|
|
|
|
PriorityQueue<SUnit*, std::vector<SUnit*>, SUnitOrder<true> >
|
|
|
|
BottomQ;
|
2012-01-13 06:30:30 +00:00
|
|
|
public:
|
2012-03-14 04:00:41 +00:00
|
|
|
InstructionShuffler(bool alternate, bool topdown)
|
|
|
|
: IsAlternating(alternate), IsTopDown(topdown) {}
|
2012-01-13 06:30:30 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
virtual void initialize(ScheduleDAGMI *) {
|
|
|
|
TopQ.clear();
|
|
|
|
BottomQ.clear();
|
|
|
|
}
|
2012-01-17 06:55:07 +00:00
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
/// Implement MachineSchedStrategy interface.
|
|
|
|
/// -----------------------------------------
|
|
|
|
|
|
|
|
virtual SUnit *pickNode(bool &IsTopNode) {
|
|
|
|
SUnit *SU;
|
|
|
|
if (IsTopDown) {
|
|
|
|
do {
|
|
|
|
if (TopQ.empty()) return NULL;
|
|
|
|
SU = TopQ.top();
|
|
|
|
TopQ.pop();
|
|
|
|
} while (SU->isScheduled);
|
|
|
|
IsTopNode = true;
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
do {
|
|
|
|
if (BottomQ.empty()) return NULL;
|
|
|
|
SU = BottomQ.top();
|
|
|
|
BottomQ.pop();
|
|
|
|
} while (SU->isScheduled);
|
|
|
|
IsTopNode = false;
|
|
|
|
}
|
|
|
|
if (IsAlternating)
|
|
|
|
IsTopDown = !IsTopDown;
|
2012-01-17 06:55:07 +00:00
|
|
|
return SU;
|
|
|
|
}
|
|
|
|
|
2012-03-14 04:00:41 +00:00
|
|
|
virtual void releaseTopNode(SUnit *SU) {
|
|
|
|
TopQ.push(SU);
|
|
|
|
}
|
|
|
|
virtual void releaseBottomNode(SUnit *SU) {
|
|
|
|
BottomQ.push(SU);
|
2012-01-13 06:30:30 +00:00
|
|
|
}
|
|
|
|
};
|
|
|
|
} // namespace
|
|
|
|
|
2012-03-08 01:41:12 +00:00
|
|
|
static ScheduleDAGInstrs *createInstructionShuffler(MachineSchedContext *C) {
|
2012-03-14 04:00:41 +00:00
|
|
|
bool Alternate = !ForceTopDown && !ForceBottomUp;
|
|
|
|
bool TopDown = !ForceBottomUp;
|
2012-03-14 11:26:37 +00:00
|
|
|
assert((TopDown || !ForceTopDown) &&
|
2012-03-14 04:00:41 +00:00
|
|
|
"-misched-topdown incompatible with -misched-bottomup");
|
|
|
|
return new ScheduleDAGMI(C, new InstructionShuffler(Alternate, TopDown));
|
2012-01-13 06:30:30 +00:00
|
|
|
}
|
2012-03-14 04:00:41 +00:00
|
|
|
static MachineSchedRegistry ShufflerRegistry(
|
|
|
|
"shuffle", "Shuffle machine instructions alternating directions",
|
|
|
|
createInstructionShuffler);
|
2012-01-13 06:30:30 +00:00
|
|
|
#endif // !NDEBUG
|