2014-02-06 18:36:34 +00:00
|
|
|
; RUN: llc < %s -march=r600 -mcpu=SI -show-mc-encoding -verify-machineinstrs | FileCheck %s
|
|
|
|
|
|
|
|
; SMRD load with an immediate offset.
|
|
|
|
; CHECK-LABEL: @smrd0
|
2014-04-15 22:32:49 +00:00
|
|
|
; CHECK: S_LOAD_DWORD s{{[0-9]}}, s[{{[0-9]:[0-9]}}], 0x1 ; encoding: [0x01
|
2014-02-06 18:36:34 +00:00
|
|
|
define void @smrd0(i32 addrspace(1)* %out, i32 addrspace(2)* %ptr) {
|
|
|
|
entry:
|
|
|
|
%0 = getelementptr i32 addrspace(2)* %ptr, i64 1
|
|
|
|
%1 = load i32 addrspace(2)* %0
|
|
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; SMRD load with the largest possible immediate offset.
|
|
|
|
; CHECK-LABEL: @smrd1
|
2014-04-15 22:32:49 +00:00
|
|
|
; CHECK: S_LOAD_DWORD s{{[0-9]}}, s[{{[0-9]:[0-9]}}], 0xff ; encoding: [0xff
|
2014-02-06 18:36:34 +00:00
|
|
|
define void @smrd1(i32 addrspace(1)* %out, i32 addrspace(2)* %ptr) {
|
|
|
|
entry:
|
|
|
|
%0 = getelementptr i32 addrspace(2)* %ptr, i64 255
|
|
|
|
%1 = load i32 addrspace(2)* %0
|
|
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; SMRD load with an offset greater than the largest possible immediate.
|
|
|
|
; CHECK-LABEL: @smrd2
|
2014-04-15 22:32:49 +00:00
|
|
|
; CHECK: S_MOV_B32 s[[OFFSET:[0-9]]], 0x400
|
2014-02-06 18:36:34 +00:00
|
|
|
; CHECK: S_LOAD_DWORD s{{[0-9]}}, s[{{[0-9]:[0-9]}}], s[[OFFSET]] ; encoding: [0x0[[OFFSET]]
|
2014-09-06 20:37:56 +00:00
|
|
|
; CHECK: S_ENDPGM
|
2014-02-06 18:36:34 +00:00
|
|
|
define void @smrd2(i32 addrspace(1)* %out, i32 addrspace(2)* %ptr) {
|
|
|
|
entry:
|
|
|
|
%0 = getelementptr i32 addrspace(2)* %ptr, i64 256
|
|
|
|
%1 = load i32 addrspace(2)* %0
|
|
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
2014-05-09 16:42:21 +00:00
|
|
|
; SMRD load with a 64-bit offset
|
|
|
|
; CHECK-LABEL: @smrd3
|
|
|
|
; CHECK-DAG: S_MOV_B32 s[[SLO:[0-9]+]], 0
|
2014-09-06 20:37:56 +00:00
|
|
|
; CHECK-DAG: S_MOV_B32 s[[SHI:[0-9]+]], 4
|
2014-05-09 16:42:21 +00:00
|
|
|
; FIXME: We don't need to copy these values to VGPRs
|
|
|
|
; CHECK-DAG: V_MOV_B32_e32 v[[VLO:[0-9]+]], s[[SLO]]
|
2014-09-19 18:11:16 +00:00
|
|
|
; CHECK-DAG: V_MOV_B32_e32 v[[VHI:[0-9]+]], s[[SHI]]
|
2014-05-09 16:42:21 +00:00
|
|
|
; FIXME: We should be able to use S_LOAD_DWORD here
|
2014-09-19 18:11:16 +00:00
|
|
|
; CHECK: BUFFER_LOAD_DWORD v{{[0-9]+}}, v{{\[}}[[VLO]]:[[VHI]]{{\]}}, s[{{[0-9]+:[0-9]+}}], 0 addr64
|
2014-09-06 20:37:56 +00:00
|
|
|
; CHECK: S_ENDPGM
|
2014-05-09 16:42:21 +00:00
|
|
|
define void @smrd3(i32 addrspace(1)* %out, i32 addrspace(2)* %ptr) {
|
|
|
|
entry:
|
|
|
|
%0 = getelementptr i32 addrspace(2)* %ptr, i64 4294967296 ; 2 ^ 32
|
|
|
|
%1 = load i32 addrspace(2)* %0
|
|
|
|
store i32 %1, i32 addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
2014-02-06 18:36:34 +00:00
|
|
|
; SMRD load using the load.const intrinsic with an immediate offset
|
|
|
|
; CHECK-LABEL: @smrd_load_const0
|
2014-04-15 22:32:49 +00:00
|
|
|
; CHECK: S_BUFFER_LOAD_DWORD s{{[0-9]}}, s[{{[0-9]:[0-9]}}], 0x4 ; encoding: [0x04
|
2014-02-06 18:36:34 +00:00
|
|
|
define void @smrd_load_const0(<16 x i8> addrspace(2)* inreg, <16 x i8> addrspace(2)* inreg, <32 x i8> addrspace(2)* inreg, i32 inreg, <2 x i32>, <2 x i32>, <2 x i32>, <3 x i32>, <2 x i32>, <2 x i32>, <2 x i32>, float, float, float, float, float, float, float, float, float) #0 {
|
|
|
|
main_body:
|
|
|
|
%20 = getelementptr <16 x i8> addrspace(2)* %0, i32 0
|
|
|
|
%21 = load <16 x i8> addrspace(2)* %20
|
|
|
|
%22 = call float @llvm.SI.load.const(<16 x i8> %21, i32 16)
|
|
|
|
call void @llvm.SI.export(i32 15, i32 1, i32 1, i32 0, i32 0, float %22, float %22, float %22, float %22)
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
2014-08-11 22:18:05 +00:00
|
|
|
; SMRD load using the load.const intrinsic with the largest possible immediate
|
|
|
|
; offset.
|
2014-02-06 18:36:34 +00:00
|
|
|
; CHECK-LABEL: @smrd_load_const1
|
2014-04-15 22:32:49 +00:00
|
|
|
; CHECK: S_BUFFER_LOAD_DWORD s{{[0-9]}}, s[{{[0-9]:[0-9]}}], 0xff ; encoding: [0xff
|
2014-02-06 18:36:34 +00:00
|
|
|
define void @smrd_load_const1(<16 x i8> addrspace(2)* inreg, <16 x i8> addrspace(2)* inreg, <32 x i8> addrspace(2)* inreg, i32 inreg, <2 x i32>, <2 x i32>, <2 x i32>, <3 x i32>, <2 x i32>, <2 x i32>, <2 x i32>, float, float, float, float, float, float, float, float, float) #0 {
|
|
|
|
main_body:
|
|
|
|
%20 = getelementptr <16 x i8> addrspace(2)* %0, i32 0
|
|
|
|
%21 = load <16 x i8> addrspace(2)* %20
|
|
|
|
%22 = call float @llvm.SI.load.const(<16 x i8> %21, i32 1020)
|
|
|
|
call void @llvm.SI.export(i32 15, i32 1, i32 1, i32 0, i32 0, float %22, float %22, float %22, float %22)
|
|
|
|
ret void
|
|
|
|
}
|
2014-08-11 22:18:05 +00:00
|
|
|
; SMRD load using the load.const intrinsic with an offset greater than the
|
|
|
|
; largets possible immediate.
|
2014-02-06 18:36:34 +00:00
|
|
|
; immediate offset.
|
|
|
|
; CHECK-LABEL: @smrd_load_const2
|
2014-08-11 22:18:05 +00:00
|
|
|
; CHECK: S_MOV_B32 s[[OFFSET:[0-9]]], 0x400
|
2014-02-06 18:36:34 +00:00
|
|
|
; CHECK: S_BUFFER_LOAD_DWORD s{{[0-9]}}, s[{{[0-9]:[0-9]}}], s[[OFFSET]] ; encoding: [0x0[[OFFSET]]
|
|
|
|
define void @smrd_load_const2(<16 x i8> addrspace(2)* inreg, <16 x i8> addrspace(2)* inreg, <32 x i8> addrspace(2)* inreg, i32 inreg, <2 x i32>, <2 x i32>, <2 x i32>, <3 x i32>, <2 x i32>, <2 x i32>, <2 x i32>, float, float, float, float, float, float, float, float, float) #0 {
|
|
|
|
main_body:
|
|
|
|
%20 = getelementptr <16 x i8> addrspace(2)* %0, i32 0
|
|
|
|
%21 = load <16 x i8> addrspace(2)* %20
|
|
|
|
%22 = call float @llvm.SI.load.const(<16 x i8> %21, i32 1024)
|
|
|
|
call void @llvm.SI.export(i32 15, i32 1, i32 1, i32 0, i32 0, float %22, float %22, float %22, float %22)
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
; Function Attrs: nounwind readnone
|
|
|
|
declare float @llvm.SI.load.const(<16 x i8>, i32) #1
|
|
|
|
|
|
|
|
declare void @llvm.SI.export(i32, i32, i32, i32, i32, float, float, float, float)
|
|
|
|
|
|
|
|
attributes #0 = { "ShaderType"="0" }
|
|
|
|
attributes #1 = { nounwind readnone }
|