2012-02-18 12:03:15 +00:00
|
|
|
//===-- XCoreInstrFormats.td - XCore Instruction Formats ---*- tablegen -*-===//
|
2008-11-07 10:59:00 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Instruction format superclass
|
|
|
|
//===----------------------------------------------------------------------===//
|
2012-12-16 16:46:24 +00:00
|
|
|
class InstXCore<int sz, dag outs, dag ins, string asmstr, list<dag> pattern>
|
2008-11-07 10:59:00 +00:00
|
|
|
: Instruction {
|
|
|
|
field bits<32> Inst;
|
|
|
|
|
|
|
|
let Namespace = "XCore";
|
|
|
|
dag OutOperandList = outs;
|
|
|
|
dag InOperandList = ins;
|
|
|
|
let AsmString = asmstr;
|
|
|
|
let Pattern = pattern;
|
2012-12-16 16:46:24 +00:00
|
|
|
let Size = sz;
|
2012-12-16 17:37:34 +00:00
|
|
|
field bits<32> SoftFail = 0;
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// XCore pseudo instructions format
|
|
|
|
class PseudoInstXCore<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:28 +00:00
|
|
|
: InstXCore<0, outs, ins, asmstr, pattern> {
|
|
|
|
let isPseudo = 1;
|
|
|
|
}
|
2008-11-07 10:59:00 +00:00
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Instruction formats
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
class _F3R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _FL3R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _F2RUS<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _FL2RUS<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _FRU6<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _FLRU6<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _FU6<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _FLU6<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _FU10<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _FLU10<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
2012-12-17 12:29:31 +00:00
|
|
|
class _F2R<bits<6> opc, dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
2012-12-17 12:29:31 +00:00
|
|
|
let Inst{15-11} = opc{5-1};
|
|
|
|
let Inst{4} = opc{0};
|
|
|
|
let DecoderMethod = "Decode2RInstruction";
|
|
|
|
}
|
|
|
|
|
|
|
|
// 2R with first operand as both a source and a destination.
|
|
|
|
class _F2RSrcDst<bits<6> opc, dag outs, dag ins, string asmstr,
|
|
|
|
list<dag> pattern> : _F2R<opc, outs, ins, asmstr, pattern> {
|
|
|
|
let DecoderMethod = "Decode2RSrcDstInstruction";
|
|
|
|
}
|
|
|
|
|
|
|
|
// Same as 2R with last two operands swapped
|
|
|
|
class _FR2R<bits<6> opc, dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
|
|
: _F2R<opc, outs, ins, asmstr, pattern> {
|
|
|
|
let DecoderMethod = "DecodeR2RInstruction";
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
2012-12-17 13:50:04 +00:00
|
|
|
class _FRUS<bits<6> opc, dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
2012-12-17 13:50:04 +00:00
|
|
|
let Inst{15-11} = opc{5-1};
|
|
|
|
let Inst{4} = opc{0};
|
|
|
|
let DecoderMethod = "DecodeRUSInstruction";
|
|
|
|
}
|
|
|
|
|
|
|
|
// RUS with bitp operand
|
|
|
|
class _FRUSBitp<bits<6> opc, dag outs, dag ins, string asmstr,
|
|
|
|
list<dag> pattern>
|
|
|
|
: _FRUS<opc, outs, ins, asmstr, pattern> {
|
|
|
|
let DecoderMethod = "DecodeRUSBitpInstruction";
|
|
|
|
}
|
|
|
|
|
|
|
|
// RUS with first operand as both a source and a destination and a bitp second
|
|
|
|
// operand
|
|
|
|
class _FRUSSrcDstBitp<bits<6> opc, dag outs, dag ins, string asmstr,
|
|
|
|
list<dag> pattern>
|
|
|
|
: _FRUS<opc, outs, ins, asmstr, pattern> {
|
|
|
|
let DecoderMethod = "DecodeRUSSrcDstBitpInstruction";
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _FL2R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
2012-12-16 17:37:34 +00:00
|
|
|
class _F1R<bits<6> opc, dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
2012-12-16 17:37:34 +00:00
|
|
|
bits<4> a;
|
|
|
|
|
|
|
|
let Inst{15-11} = opc{5-1};
|
|
|
|
let Inst{10-5} = 0b111111;
|
|
|
|
let Inst{4} = opc{0};
|
|
|
|
let Inst{3-0} = a;
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
2012-12-17 12:26:29 +00:00
|
|
|
class _F0R<bits<10> opc, dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<2, outs, ins, asmstr, pattern> {
|
2012-12-17 12:26:29 +00:00
|
|
|
let Inst{15-11} = opc{9-5};
|
|
|
|
let Inst{10-5} = 0b111111;
|
|
|
|
let Inst{4-0} = opc{4-0};
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _L4R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _L5R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
class _L6R<dag outs, dag ins, string asmstr, list<dag> pattern>
|
2012-12-16 16:46:24 +00:00
|
|
|
: InstXCore<4, outs, ins, asmstr, pattern> {
|
2008-11-07 10:59:00 +00:00
|
|
|
}
|