2005-02-05 02:24:26 +00:00
|
|
|
//===- AlphaInstrFormats.td - Alpha Instruction Formats ----*- tablegen -*-===//
|
2005-01-22 23:41:55 +00:00
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
//3.3:
|
|
|
|
//Memory
|
|
|
|
//Branch
|
|
|
|
//Operate
|
|
|
|
//Floating-point
|
|
|
|
//PALcode
|
|
|
|
|
2005-10-20 00:28:31 +00:00
|
|
|
def u8imm : Operand<i64>;
|
|
|
|
def s14imm : Operand<i64>;
|
|
|
|
def s16imm : Operand<i64>;
|
|
|
|
def s21imm : Operand<i64>;
|
2005-07-22 20:50:29 +00:00
|
|
|
def s64imm : Operand<i64>;
|
|
|
|
|
2005-01-22 23:41:55 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Instruction format superclass
|
|
|
|
//===----------------------------------------------------------------------===//
|
2005-11-09 19:17:08 +00:00
|
|
|
// Alpha instruction baseline
|
|
|
|
class InstAlphaAlt<bits<6> op, string asmstr> : Instruction {
|
2005-01-22 23:41:55 +00:00
|
|
|
field bits<32> Inst;
|
|
|
|
let Namespace = "Alpha";
|
|
|
|
let AsmString = asmstr;
|
|
|
|
let Inst{31-26} = op;
|
|
|
|
}
|
|
|
|
|
2005-11-09 19:17:08 +00:00
|
|
|
class InstAlpha<bits<6> op, dag OL, string asmstr>
|
|
|
|
: InstAlphaAlt<op, asmstr> { // Alpha instruction baseline
|
|
|
|
let OperandList = OL;
|
|
|
|
}
|
|
|
|
|
2005-01-22 23:41:55 +00:00
|
|
|
//3.3.1
|
2005-11-30 07:19:56 +00:00
|
|
|
class MFormAlt<bits<6> opcode, string asmstr>
|
|
|
|
: InstAlphaAlt<opcode, asmstr> {
|
|
|
|
bits<5> Ra;
|
|
|
|
bits<16> disp;
|
|
|
|
bits<5> Rb;
|
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-16} = Rb;
|
|
|
|
let Inst{15-0} = disp;
|
|
|
|
}
|
2005-07-22 20:50:29 +00:00
|
|
|
class MForm<bits<6> opcode, string asmstr>
|
|
|
|
: InstAlpha<opcode, (ops GPRC:$RA, s16imm:$DISP, GPRC:$RB), asmstr> {
|
2005-01-22 23:41:55 +00:00
|
|
|
bits<5> Ra;
|
2005-07-22 20:50:29 +00:00
|
|
|
bits<16> disp;
|
2005-01-22 23:41:55 +00:00
|
|
|
bits<5> Rb;
|
2005-07-22 20:50:29 +00:00
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-16} = Rb;
|
|
|
|
let Inst{15-0} = disp;
|
|
|
|
}
|
2005-11-11 16:47:30 +00:00
|
|
|
class MfcForm<bits<6> opcode, bits<16> fc, string asmstr>
|
|
|
|
: InstAlpha<opcode, (ops GPRC:$RA, GPRC:$RB), asmstr> {
|
|
|
|
bits<5> Ra;
|
|
|
|
bits<5> Rb;
|
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-16} = Rb;
|
|
|
|
let Inst{15-0} = fc;
|
|
|
|
}
|
2005-07-22 20:50:29 +00:00
|
|
|
|
|
|
|
class MgForm<bits<6> opcode, string asmstr>
|
|
|
|
: InstAlpha<opcode, (ops GPRC:$RA, s16imm:$DISP, GPRC:$RB, s16imm:$NUM), asmstr> {
|
|
|
|
bits<5> Ra;
|
2005-01-22 23:41:55 +00:00
|
|
|
bits<16> disp;
|
2005-07-22 20:50:29 +00:00
|
|
|
bits<5> Rb;
|
2005-01-22 23:41:55 +00:00
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-16} = Rb;
|
|
|
|
let Inst{15-0} = disp;
|
|
|
|
}
|
|
|
|
|
2005-07-22 20:50:29 +00:00
|
|
|
class MbrForm<bits<6> opcode, bits<2> TB, dag OL, string asmstr> : InstAlpha<opcode, OL, asmstr> {
|
|
|
|
bits<5> Ra;
|
|
|
|
bits<5> Rb;
|
|
|
|
bits<14> disp;
|
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-16} = Rb;
|
|
|
|
let Inst{15-14} = TB;
|
|
|
|
let Inst{13-0} = disp;
|
|
|
|
}
|
|
|
|
|
2005-01-22 23:41:55 +00:00
|
|
|
//3.3.2
|
|
|
|
let isBranch = 1, isTerminator = 1 in
|
2005-07-22 20:50:29 +00:00
|
|
|
class BForm<bits<6> opcode, string asmstr>
|
|
|
|
: InstAlpha<opcode, (ops GPRC:$RA, s21imm:$DISP), asmstr> {
|
|
|
|
bits<5> Ra;
|
|
|
|
bits<21> disp;
|
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-0} = disp;
|
|
|
|
}
|
2005-10-22 22:06:58 +00:00
|
|
|
class BFormD<bits<6> opcode, string asmstr>
|
|
|
|
: InstAlpha<opcode, (ops s21imm:$DISP), asmstr> {
|
|
|
|
bits<5> Ra = 31;
|
|
|
|
bits<21> disp;
|
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-0} = disp;
|
|
|
|
}
|
2005-07-22 20:50:29 +00:00
|
|
|
|
|
|
|
let isBranch = 1, isTerminator = 1 in
|
|
|
|
class FBForm<bits<6> opcode, string asmstr>
|
2005-11-09 19:17:08 +00:00
|
|
|
: InstAlpha<opcode, (ops F8RC:$RA, s21imm:$DISP), asmstr> {
|
2005-01-22 23:41:55 +00:00
|
|
|
bits<5> Ra;
|
|
|
|
bits<21> disp;
|
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-0} = disp;
|
|
|
|
}
|
|
|
|
|
|
|
|
//3.3.3
|
2005-10-20 00:28:31 +00:00
|
|
|
class OForm<bits<6> opcode, bits<7> fun, string asmstr, list<dag> pattern>
|
2005-07-22 20:50:29 +00:00
|
|
|
: InstAlpha<opcode, (ops GPRC:$RC, GPRC:$RA, GPRC:$RB), asmstr> {
|
2005-10-20 00:28:31 +00:00
|
|
|
let Pattern = pattern;
|
|
|
|
|
2005-07-22 20:50:29 +00:00
|
|
|
bits<5> Rc;
|
|
|
|
bits<5> Ra;
|
|
|
|
bits<5> Rb;
|
|
|
|
bits<7> Function = fun;
|
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-16} = Rb;
|
|
|
|
let Inst{15-13} = 0;
|
|
|
|
let Inst{12} = 0;
|
|
|
|
let Inst{11-5} = Function;
|
|
|
|
let Inst{4-0} = Rc;
|
|
|
|
}
|
|
|
|
|
2005-10-20 23:58:36 +00:00
|
|
|
class OForm2<bits<6> opcode, bits<7> fun, string asmstr, list<dag> pattern>
|
2005-10-20 19:39:24 +00:00
|
|
|
: InstAlpha<opcode, (ops GPRC:$RC, GPRC:$RB), asmstr> {
|
|
|
|
let Pattern = pattern;
|
|
|
|
|
|
|
|
bits<5> Rc;
|
|
|
|
bits<5> Rb;
|
|
|
|
bits<7> Function = fun;
|
|
|
|
|
2005-10-22 22:06:58 +00:00
|
|
|
let Inst{25-21} = 31;
|
2005-10-20 19:39:24 +00:00
|
|
|
let Inst{20-16} = Rb;
|
|
|
|
let Inst{15-13} = 0;
|
|
|
|
let Inst{12} = 0;
|
|
|
|
let Inst{11-5} = Function;
|
|
|
|
let Inst{4-0} = Rc;
|
|
|
|
}
|
|
|
|
|
2005-10-20 23:58:36 +00:00
|
|
|
class OForm4<bits<6> opcode, bits<7> fun, string asmstr>
|
|
|
|
: InstAlpha<opcode, (ops GPRC:$RDEST, GPRC:$RSRC2, GPRC:$RSRC, GPRC:$RCOND), asmstr> {
|
|
|
|
bits<5> Rc;
|
2005-01-22 23:41:55 +00:00
|
|
|
bits<5> Rb;
|
2005-10-20 23:58:36 +00:00
|
|
|
bits<5> Ra;
|
2005-01-22 23:41:55 +00:00
|
|
|
bits<7> Function = fun;
|
|
|
|
|
2005-10-20 23:58:36 +00:00
|
|
|
let isTwoAddress = 1;
|
2005-01-22 23:41:55 +00:00
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-16} = Rb;
|
2005-07-22 20:50:29 +00:00
|
|
|
let Inst{15-13} = 0;
|
2005-01-22 23:41:55 +00:00
|
|
|
let Inst{12} = 0;
|
|
|
|
let Inst{11-5} = Function;
|
|
|
|
let Inst{4-0} = Rc;
|
|
|
|
}
|
|
|
|
|
2005-12-05 23:19:44 +00:00
|
|
|
class OForm4A<bits<6> opcode, bits<7> fun, string asmstr, list<dag> pattern>
|
|
|
|
: InstAlphaAlt<opcode, asmstr> {
|
|
|
|
let Pattern = pattern;
|
|
|
|
|
|
|
|
bits<5> Rc;
|
|
|
|
bits<5> Rb;
|
|
|
|
bits<5> Ra;
|
|
|
|
bits<7> Function = fun;
|
|
|
|
|
|
|
|
let isTwoAddress = 1;
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-16} = Rb;
|
|
|
|
let Inst{15-13} = 0;
|
|
|
|
let Inst{12} = 0;
|
|
|
|
let Inst{11-5} = Function;
|
|
|
|
let Inst{4-0} = Rc;
|
|
|
|
}
|
|
|
|
|
2005-01-22 23:41:55 +00:00
|
|
|
|
2005-10-20 00:28:31 +00:00
|
|
|
class OFormL<bits<6> opcode, bits<7> fun, string asmstr, list<dag> pattern>
|
2005-07-22 20:50:29 +00:00
|
|
|
: InstAlpha<opcode, (ops GPRC:$RC, GPRC:$RA, u8imm:$L), asmstr> {
|
2005-10-20 00:28:31 +00:00
|
|
|
let Pattern = pattern;
|
|
|
|
|
2005-07-22 20:50:29 +00:00
|
|
|
bits<5> Rc;
|
|
|
|
bits<5> Ra;
|
|
|
|
bits<8> LIT;
|
|
|
|
bits<7> Function = fun;
|
|
|
|
|
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-13} = LIT;
|
|
|
|
let Inst{12} = 1;
|
|
|
|
let Inst{11-5} = Function;
|
|
|
|
let Inst{4-0} = Rc;
|
|
|
|
}
|
|
|
|
|
2005-10-20 23:58:36 +00:00
|
|
|
class OForm4L<bits<6> opcode, bits<7> fun, string asmstr>
|
|
|
|
: InstAlpha<opcode, (ops GPRC:$RDEST, GPRC:$RSRC2, u8imm:$L, GPRC:$RCOND), asmstr> {
|
|
|
|
bits<5> Rc;
|
2005-01-22 23:41:55 +00:00
|
|
|
bits<8> LIT;
|
2005-10-20 23:58:36 +00:00
|
|
|
bits<5> Ra;
|
2005-01-24 19:44:07 +00:00
|
|
|
bits<7> Function = fun;
|
2005-01-22 23:41:55 +00:00
|
|
|
|
2005-10-20 23:58:36 +00:00
|
|
|
let isTwoAddress = 1;
|
2005-01-22 23:41:55 +00:00
|
|
|
let Inst{25-21} = Ra;
|
|
|
|
let Inst{20-13} = LIT;
|
|
|
|
let Inst{12} = 1;
|
|
|
|
let Inst{11-5} = Function;
|
|
|
|
let Inst{4-0} = Rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
//3.3.4
|
2005-11-09 19:17:08 +00:00
|
|
|
class FPForm<bits<6> opcode, bits<11> fun, string asmstr, list<dag> pattern>
|
|
|
|
: InstAlphaAlt<opcode, asmstr> {
|
|
|
|
let Pattern = pattern;
|
2005-07-28 18:14:47 +00:00
|
|
|
|
2005-01-22 23:41:55 +00:00
|
|
|
bits<5> Fc;
|
2005-07-28 18:14:47 +00:00
|
|
|
bits<5> Fa;
|
|
|
|
bits<5> Fb;
|
|
|
|
bits<11> Function = fun;
|
2005-01-22 23:41:55 +00:00
|
|
|
|
|
|
|
let Inst{25-21} = Fa;
|
|
|
|
let Inst{20-16} = Fb;
|
|
|
|
let Inst{15-5} = Function;
|
|
|
|
let Inst{4-0} = Fc;
|
|
|
|
}
|
|
|
|
|
|
|
|
//3.3.5
|
|
|
|
class PALForm<bits<6> opcode, dag OL, string asmstr> : InstAlpha<opcode, OL, asmstr> {
|
|
|
|
bits<26> Function;
|
|
|
|
|
|
|
|
let Inst{25-0} = Function;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// Pseudo instructions.
|
2005-11-22 04:20:06 +00:00
|
|
|
class PseudoInstAlpha<dag OL, string nm, list<dag> pattern> : InstAlpha<0, OL, nm> {
|
|
|
|
let Pattern = pattern;
|
|
|
|
|
2005-01-22 23:41:55 +00:00
|
|
|
}
|