6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-07-19 19:30:10 +00:00
Code Issues Projects Releases Wiki Activity
a2196c1aae
llvm-6502/lib/Target/SparcV9
History
Misha Brukman a2196c1aae * Instead of re-inventing the MachineConstantPool emitter that's already given 
in Emitter.cpp, just convert the Sparc version of the constant pool into
  what's already supported and inter-operate.
* Implemented a first pass at lazy function resolution in the JITResolver. That
  required adding a SparcV9CodeEmitter pointer to simplify generating
  bit-patterns of the instructions.
* SparcV9CodeEmitter now creates and destroys static TheJITResolver, which makes
  sense because the SparcV9CodeEmitter is the only user of TheJITResolver, and
  lives for the entire duration of the JIT (via PassManager which lives in VM).
* Changed all return values in the JITResolver to uint64_t because of the 64-bit
  Sparc architecture.
* Added a new version of getting the value of a GlobalValue in the
  SparcV9CodeEmitter, which now works for already-generated functions (JITted or
  library functions).
* Removed little-used and unused functions, cleaning up the internal view of the
  SparcV9CodeEmitter.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@6612 91177308-0d34-0410-b5e6-96231b3b80d8
2003-06-04 20:01:13 +00:00
..
InstrSched Remove usage of noncopyable classes to clean up doxygen output. 2003-06-02 22:45:07 +00:00
InstrSelection I have finally seen the light. The code to change the opcode must live higher in 2003-06-04 04:54:06 +00:00
LiveVar Renamed MachienOperand::opIsDef to MachineOperand::opIsDefOnly() 2003-05-27 00:06:48 +00:00
ModuloScheduling compiled with the new SchedGraphCommon 2003-06-02 17:48:56 +00:00
RegAlloc Minor changes. 2003-05-31 07:41:54 +00:00
.cvsignore Since there is now another derived .inc file, ignore them all. 2003-05-29 20:15:27 +00:00
EmitBytecodeToAssembly.cpp changed implementation of LLVM BYTECODE Length 2002-07-25 17:22:48 +00:00
MachineCodeForInstruction.h Move annotation to support library 2003-01-14 21:29:58 +00:00
MachineFunctionInfo.h State for frame and constant pool information pulled out of MachineFunction 2002-12-28 20:07:33 +00:00
MachineInstrAnnot.h Renamed a variable. 2003-05-31 07:43:41 +00:00
Makefile Use the new -o tablegen option 2003-06-03 05:06:33 +00:00
MappingInfo.cpp Make writeNumber() void. Get ready to decouple it from .byte directive output. 2003-06-04 18:17:22 +00:00
MappingInfo.h moved from CodeGen to this dir 2002-07-22 22:09:35 +00:00
SparcV9_F2.td The rd field goes after the immediate field in format 2.1 instructions. 2003-06-03 01:04:04 +00:00
SparcV9_F3.td Added instruction format class 3.15 and floating-point compare instructions. 2003-06-04 02:26:14 +00:00
SparcV9_F4.td Added the 4.7 instruction class and all the FMOVcc instructions in them. 2003-06-04 04:48:31 +00:00
SparcV9_Reg.td * Broke up SparcV9.td into separate files as it was getting unmanageable 2003-05-29 03:31:43 +00:00
SparcV9.burg.in Add support for compiling varargs functions. 2003-05-25 15:59:47 +00:00
SparcV9.td Added the 4.7 instruction class and all the FMOVcc instructions in them. 2003-06-04 04:48:31 +00:00
SparcV9AsmPrinter.cpp Reverting previous beautification changes. 2003-05-31 07:27:17 +00:00
SparcV9CodeEmitter.cpp * Instead of re-inventing the MachineConstantPool emitter that's already given 2003-06-04 20:01:13 +00:00
SparcV9CodeEmitter.h * Instead of re-inventing the MachineConstantPool emitter that's already given 2003-06-04 20:01:13 +00:00
SparcV9Instr.def Added MOVR (move int reg on register condition), aka comparison with zero. 2003-06-02 21:16:54 +00:00
SparcV9InstrInfo.cpp Convert load/store opcodes from register to immediate forms, if necessary. 2003-06-03 03:20:57 +00:00
SparcV9InstrSelection.cpp * Convert load/store opcodes from register to immediate forms. 2003-06-03 03:21:58 +00:00
SparcV9InstrSelectionSupport.h Added opcode conversion for conditional move of integers. 2003-06-03 03:23:35 +00:00
SparcV9Internals.h Extensive changes to the way code generation occurs for function 2003-05-31 07:32:01 +00:00
SparcV9PeepholeOpts.cpp Cleaned up code layout; no functional changes. 2003-05-23 19:20:57 +00:00
SparcV9PreSelection.cpp Avoid generating a getelementptr instruction of a function 2003-06-04 01:24:40 +00:00
SparcV9PrologEpilogInserter.cpp Added 'r' or 'i' annotations to instructions, as SparcInstr.def has changed. 2003-05-27 22:35:43 +00:00
SparcV9RegClassInfo.cpp Fixed `volatile' typo. 2003-05-21 19:34:28 +00:00
SparcV9RegClassInfo.h Added special register class containing (for now) %fsr. 2003-05-27 00:02:22 +00:00
SparcV9RegInfo.cpp Add map info for arguments to call (copies) 2003-06-01 02:48:23 +00:00
SparcV9SchedInfo.cpp Added entries for each of the instructions with annotations ('r' or 'i'). 2003-05-27 22:33:39 +00:00
SparcV9StackSlots.cpp Rename MachineInstrInfo -> TargetInstrInfo 2003-01-14 22:00:31 +00:00
SparcV9TargetMachine.cpp Enabling some of these passes causes lli to break 2003-05-31 04:23:04 +00:00