RAM2E/CPLD/LCMXO2-640HC/RAM2E_LCMXO2_640HC.ldf

30 lines
1.3 KiB
Plaintext
Raw Normal View History

2023-09-21 09:45:21 +00:00
<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="RAM2E_LCMXO2_640HC" device="LCMXO2-640HC-4TG100C" default_implementation="impl1">
<Options/>
<Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
<Options def_top="RAM2E" top="RAM2E"/>
2023-12-29 04:12:12 +00:00
<Source name="../RAM2E.v" type="Verilog" type_short="Verilog">
2023-09-21 09:45:21 +00:00
<Options top_module="RAM2E"/>
</Source>
2023-12-29 04:12:12 +00:00
<Source name="../UFM-LCMXO2.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
2023-09-21 09:45:21 +00:00
<Source name="REFB.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
2024-06-09 05:17:38 +00:00
<Source name="../DHGR-ON.v" type="Verilog" type_short="Verilog">
<Options/>
</Source>
<Source name="impl1/impl1.xcf" type="Programming Project File" type_short="Programming">
<Options/>
</Source>
2023-09-21 09:45:21 +00:00
<Source name="../RAM2E-LCMXO2.lpf" type="Logic Preference" type_short="LPF">
<Options/>
</Source>
<Source name="../RAM2E.sdc" type="Synplify Design Constraints File" type_short="SDC">
<Options/>
</Source>
</Implementation>
<Strategy name="Strategy1" file="RAM2E_LCMXO2_640HC1.sty"/>
</BaliProject>