2024-10-09 08:29:32 +00:00
Release 14.7 - xst P.20131013 (nt64)
2024-09-29 07:29:49 +00:00
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
2024-10-12 03:47:41 +00:00
Total REAL time to Xst completion: 0.00 secs
2024-10-12 04:30:18 +00:00
Total CPU time to Xst completion: 0.08 secs
2024-09-29 07:29:49 +00:00
--> Parameter xsthdpdir set to xst
2024-10-12 03:47:41 +00:00
Total REAL time to Xst completion: 0.00 secs
2024-10-12 04:15:33 +00:00
Total CPU time to Xst completion: 0.09 secs
2024-09-29 07:29:49 +00:00
--> Reading design: WarpSE.prj
TABLE OF CONTENTS
1) Synthesis Options Summary
2) HDL Compilation
3) Design Hierarchy Analysis
4) HDL Analysis
5) HDL Synthesis
5.1) HDL Synthesis Report
6) Advanced HDL Synthesis
6.1) Advanced HDL Synthesis Report
7) Low Level Synthesis
8) Partition Report
9) Final Report
=========================================================================
* Synthesis Options Summary *
=========================================================================
---- Source Parameters
Input File Name : "WarpSE.prj"
Input Format : mixed
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name : "WarpSE"
Output Format : NGC
Target Device : XC9500XL CPLDs
---- Source Options
Top Module Name : WarpSE
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
Mux Extraction : Yes
Resource Sharing : YES
---- Target Options
Add IO Buffers : YES
MACRO Preserve : YES
XOR Preserve : YES
Equivalent register Removal : YES
---- General Options
Optimization Goal : Speed
Optimization Effort : 1
Keep Hierarchy : Yes
Netlist Hierarchy : As_Optimized
RTL Output : Yes
Hierarchy Separator : /
Bus Delimiter : <>
Case Specifier : Maintain
Verilog 2001 : YES
---- Other Options
Clock Enable : YES
wysiwyg : NO
=========================================================================
=========================================================================
* HDL Compilation *
=========================================================================
2024-10-11 21:28:08 +00:00
Compiling verilog file "../SET.v" in library work
2024-09-29 07:29:49 +00:00
Compiling verilog file "../RAM.v" in library work
2024-10-11 21:28:08 +00:00
Module <SET> compiled
2024-09-29 07:29:49 +00:00
Compiling verilog file "../IOBS.v" in library work
Module <RAM> compiled
Compiling verilog file "../IOBM.v" in library work
Module <IOBS> compiled
Compiling verilog file "../FSB.v" in library work
Module <IOBM> compiled
Compiling verilog file "../CS.v" in library work
Module <FSB> compiled
Compiling verilog file "../CNT.v" in library work
Module <CS> compiled
Compiling verilog file "../WarpSE.v" in library work
Module <CNT> compiled
Module <WarpSE> compiled
No errors in compilation
Analysis of file <"WarpSE.prj"> succeeded.
=========================================================================
* Design Hierarchy Analysis *
=========================================================================
Analyzing hierarchy for module <WarpSE> in library <work>.
Analyzing hierarchy for module <CS> in library <work>.
Analyzing hierarchy for module <RAM> in library <work>.
Analyzing hierarchy for module <IOBS> in library <work>.
Analyzing hierarchy for module <IOBM> in library <work>.
2024-10-11 21:28:08 +00:00
Analyzing hierarchy for module <SET> in library <work>.
2024-09-29 07:29:49 +00:00
Analyzing hierarchy for module <CNT> in library <work>.
Analyzing hierarchy for module <FSB> in library <work>.
=========================================================================
* HDL Analysis *
=========================================================================
Analyzing top module <WarpSE>.
Module <WarpSE> is correct for synthesis.
Analyzing module <CS> in library <work>.
Module <CS> is correct for synthesis.
Analyzing module <RAM> in library <work>.
Module <RAM> is correct for synthesis.
Analyzing module <IOBS> in library <work>.
Module <IOBS> is correct for synthesis.
Analyzing module <IOBM> in library <work>.
Module <IOBM> is correct for synthesis.
2024-10-11 21:28:08 +00:00
Analyzing module <SET> in library <work>.
Module <SET> is correct for synthesis.
2024-09-29 07:29:49 +00:00
Analyzing module <CNT> in library <work>.
Module <CNT> is correct for synthesis.
Analyzing module <FSB> in library <work>.
Module <FSB> is correct for synthesis.
=========================================================================
* HDL Synthesis *
=========================================================================
Performing bidirectional port resolution...
Synthesizing Unit <CS>.
Related source file is "../CS.v".
Found 1-bit register for signal <Overlay>.
Unit <CS> synthesized.
Synthesizing Unit <RAM>.
Related source file is "../RAM.v".
2024-10-03 23:14:10 +00:00
Found 8x3-bit ROM for signal <RS$rom0000>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <nCAS>.
2024-10-07 11:54:05 +00:00
Found 1-bit register for signal <nOE>.
2024-10-03 23:14:10 +00:00
Found 1-bit register for signal <CASEndEN>.
2024-10-07 10:09:02 +00:00
Found 1-bit register for signal <RAMReadyReg>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <RASEL>.
Found 1-bit register for signal <RASEN>.
Found 1-bit register for signal <RASrf>.
2024-10-03 23:14:10 +00:00
Found 1-bit register for signal <RefCAS>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <RefDone>.
2024-10-03 23:14:10 +00:00
Found 3-bit register for signal <RS>.
2024-09-29 07:29:49 +00:00
Summary:
2024-10-03 23:14:10 +00:00
inferred 1 ROM(s).
2024-10-09 03:13:39 +00:00
inferred 8 D-type flip-flop(s).
2024-09-29 07:29:49 +00:00
Unit <RAM> synthesized.
Synthesizing Unit <IOBS>.
Related source file is "../IOBS.v".
2024-10-03 23:14:10 +00:00
Found finite state machine <FSM_0> for signal <TS>.
2024-09-29 07:29:49 +00:00
-----------------------------------------------------------------------
| States | 4 |
| Transitions | 10 |
| Inputs | 5 |
| Outputs | 5 |
| Clock | CLK (rising_edge) |
| Power Up State | 00 |
| Encoding | automatic |
| Implementation | automatic |
-----------------------------------------------------------------------
2024-10-03 23:24:40 +00:00
Found 1-bit register for signal <IORW>.
Found 1-bit register for signal <IOREQ>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <IOL0>.
Found 1-bit register for signal <IONPReady>.
Found 1-bit register for signal <IOU0>.
Found 1-bit register for signal <ALE0>.
Found 1-bit register for signal <ALE1>.
Found 1-bit register for signal <nBERR_FSB>.
Found 1-bit register for signal <Clear1>.
Found 1-bit register for signal <IOACTr>.
2024-10-07 10:09:02 +00:00
Found 2-bit register for signal <IODONEr>.
Found 1-bit register for signal <IODONErf>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <IOL1>.
Found 1-bit register for signal <IORW1>.
Found 1-bit register for signal <IOU1>.
Found 1-bit register for signal <Load1>.
Found 1-bit register for signal <Sent>.
Summary:
inferred 1 Finite State Machine(s).
inferred 10 D-type flip-flop(s).
Unit <IOBS> synthesized.
Synthesizing Unit <IOBM>.
Related source file is "../IOBM.v".
2024-10-09 03:13:39 +00:00
WARNING:Xst:646 - Signal <IOS0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
2024-10-03 23:14:10 +00:00
Found finite state machine <FSM_1> for signal <IOS>.
2024-09-29 07:29:49 +00:00
-----------------------------------------------------------------------
| States | 7 |
2024-10-07 10:09:02 +00:00
| Transitions | 12 |
| Inputs | 4 |
2024-09-29 07:29:49 +00:00
| Outputs | 7 |
| Clock | C16M (rising_edge) |
| Power Up State | 000 |
| Encoding | automatic |
| Implementation | automatic |
-----------------------------------------------------------------------
2024-10-03 23:24:40 +00:00
Found 1-bit register for signal <RnW>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <IOACT>.
2024-10-03 23:24:40 +00:00
Found 1-bit register for signal <nAS>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <nLDS>.
Found 1-bit register for signal <nUDS>.
Found 1-bit register for signal <nDinLE>.
Found 1-bit register for signal <ALE0>.
Found 1-bit register for signal <nVMA>.
Found 1-bit register for signal <C8Mr>.
Found 1-bit register for signal <DoutOE>.
Found 1-bit register for signal <Er>.
Found 4-bit up counter for signal <ES>.
2024-10-07 10:09:02 +00:00
Found 1-bit register for signal <IODONEr>.
2024-10-03 23:24:40 +00:00
Found 1-bit register for signal <IOREQr>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <VPAr>.
Summary:
inferred 1 Finite State Machine(s).
inferred 1 Counter(s).
2024-10-09 03:13:39 +00:00
inferred 13 D-type flip-flop(s).
2024-09-29 07:29:49 +00:00
Unit <IOBM> synthesized.
2024-10-11 21:28:08 +00:00
Synthesizing Unit <SET>.
Related source file is "../SET.v".
Found 1-bit register for signal <SlowSCC>.
Found 1-bit register for signal <SlowIACK>.
Found 1-bit register for signal <SlowIWM>.
Found 1-bit register for signal <SlowSnd>.
Found 4-bit register for signal <SlowTimeout>.
Found 1-bit register for signal <SlowSCSI>.
Found 1-bit register for signal <SlowVIA>.
Found 1-bit register for signal <SlowClockGate>.
Found 1-bit register for signal <SetWRr>.
Summary:
inferred 1 D-type flip-flop(s).
Unit <SET> synthesized.
2024-09-29 07:29:49 +00:00
Synthesizing Unit <CNT>.
Related source file is "../CNT.v".
2024-10-03 23:14:10 +00:00
Found 1-bit register for signal <RefUrg>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <RefReq>.
Found 1-bit register for signal <nBR_IOB>.
2024-10-11 21:28:08 +00:00
Found 1-bit register for signal <nPOR>.
2024-10-07 11:54:05 +00:00
Found 1-bit register for signal <QoSEN>.
2024-09-29 07:29:49 +00:00
Found 1-bit register for signal <nRESout>.
Found 1-bit register for signal <AoutOE>.
2024-10-09 12:02:20 +00:00
Found 1-bit register for signal <MCKE>.
2024-10-03 22:46:28 +00:00
Found 4-bit register for signal <C8Mr>.
2024-09-29 07:29:49 +00:00
Found 2-bit register for signal <Er>.
2024-10-03 22:46:28 +00:00
Found 2-bit register for signal <IS>.
2024-10-01 05:09:25 +00:00
Found 12-bit up counter for signal <LTimer>.
2024-10-03 22:46:28 +00:00
Found 1-bit register for signal <LTimerTick>.
2024-10-03 22:29:29 +00:00
Found 1-bit register for signal <QoSCSr>.
2024-10-03 22:46:28 +00:00
Found 4-bit down counter for signal <QS>.
2024-09-29 07:29:49 +00:00
Found 4-bit up counter for signal <Timer>.
2024-10-03 22:46:28 +00:00
Found 1-bit register for signal <TimerTick>.
2024-09-29 07:29:49 +00:00
Summary:
2024-10-09 03:13:39 +00:00
inferred 3 Counter(s).
2024-10-11 21:28:08 +00:00
inferred 10 D-type flip-flop(s).
2024-09-29 07:29:49 +00:00
Unit <CNT> synthesized.
Synthesizing Unit <FSB>.
Related source file is "../FSB.v".
Found 1-bit register for signal <nVPA>.
Found 1-bit register for signal <BACTr>.
Found 1-bit register for signal <nDTACK>.
Found 1-bit register for signal <ASrf>.
Summary:
2024-10-03 22:29:29 +00:00
inferred 4 D-type flip-flop(s).
2024-09-29 07:29:49 +00:00
Unit <FSB> synthesized.
Synthesizing Unit <WarpSE>.
Related source file is "../WarpSE.v".
WARNING:Xst:647 - Input <nBG_IOB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
2024-10-09 03:13:39 +00:00
Found 1-bit tristate buffer for signal <RnW_IOB>.
2024-09-29 07:29:49 +00:00
Found 1-bit tristate buffer for signal <nAS_IOB>.
2024-10-09 08:29:32 +00:00
Found 1-bit tristate buffer for signal <nBR_IOB>.
2024-09-29 07:29:49 +00:00
Found 1-bit tristate buffer for signal <nLDS_IOB>.
Found 1-bit tristate buffer for signal <nRES>.
Found 1-bit tristate buffer for signal <nUDS_IOB>.
Found 1-bit tristate buffer for signal <nVMA_IOB>.
Summary:
2024-10-09 08:29:32 +00:00
inferred 7 Tristate(s).
2024-09-29 07:29:49 +00:00
Unit <WarpSE> synthesized.
=========================================================================
HDL Synthesis Report
Macro Statistics
2024-10-03 23:14:10 +00:00
# ROMs : 1
8x3-bit ROM : 1
2024-10-09 03:13:39 +00:00
# Counters : 4
2024-10-01 05:09:25 +00:00
12-bit up counter : 1
2024-10-03 22:46:28 +00:00
4-bit down counter : 1
2024-10-09 03:13:39 +00:00
4-bit up counter : 2
2024-10-11 21:28:08 +00:00
# Registers : 70
1-bit register : 65
2024-10-07 10:09:02 +00:00
2-bit register : 2
2024-10-03 23:14:10 +00:00
3-bit register : 1
2024-10-11 21:28:08 +00:00
4-bit register : 2
2024-10-09 08:29:32 +00:00
# Tristates : 7
1-bit tristate buffer : 7
2024-09-29 07:29:49 +00:00
=========================================================================
=========================================================================
* Advanced HDL Synthesis *
=========================================================================
2024-10-03 23:14:10 +00:00
Analyzing FSM <FSM_1> for best encoding.
2024-09-29 07:29:49 +00:00
Optimizing FSM <iobm/IOS/FSM> on signal <IOS[1:7]> with one-hot encoding.
-------------------
State | Encoding
-------------------
000 | 0000001
010 | 0000010
011 | 0000100
100 | 0001000
101 | 0010000
110 | 0100000
111 | 1000000
-------------------
2024-10-03 23:14:10 +00:00
Analyzing FSM <FSM_0> for best encoding.
2024-09-29 07:29:49 +00:00
Optimizing FSM <iobs/TS/FSM> on signal <TS[1:2]> with johnson encoding.
-------------------
State | Encoding
-------------------
00 | 00
2024-10-03 22:29:29 +00:00
11 | 01
2024-09-29 07:29:49 +00:00
10 | 11
2024-10-03 22:29:29 +00:00
01 | 10
2024-09-29 07:29:49 +00:00
-------------------
=========================================================================
Advanced HDL Synthesis Report
Macro Statistics
2024-10-03 23:14:10 +00:00
# FSMs : 2
# ROMs : 1
8x3-bit ROM : 1
2024-10-09 03:13:39 +00:00
# Counters : 4
2024-10-01 05:09:25 +00:00
12-bit up counter : 1
2024-10-03 22:46:28 +00:00
4-bit down counter : 1
2024-10-09 03:13:39 +00:00
4-bit up counter : 2
2024-10-09 12:02:20 +00:00
# Registers : 46
Flip-Flops : 46
2024-09-29 07:29:49 +00:00
=========================================================================
=========================================================================
* Low Level Synthesis *
=========================================================================
Optimizing unit <WarpSE> ...
Optimizing unit <CS> ...
Optimizing unit <FSB> ...
2024-10-03 23:14:10 +00:00
Optimizing unit <RAM> ...
2024-10-07 10:09:02 +00:00
Optimizing unit <IOBS> ...
implementation constraint: INIT=r : IOACTr
implementation constraint: INIT=r : TS_FSM_FFd2
implementation constraint: INIT=r : Sent
implementation constraint: INIT=r : TS_FSM_FFd1
2024-10-11 21:28:08 +00:00
Optimizing unit <SET> ...
2024-09-29 07:29:49 +00:00
Optimizing unit <IOBM> ...
implementation constraint: INIT=s : IOS_FSM_FFd7
2024-10-03 23:24:40 +00:00
implementation constraint: INIT=r : DoutOE
2024-10-07 10:09:02 +00:00
implementation constraint: INIT=r : IOS_FSM_FFd5
implementation constraint: INIT=r : IOS_FSM_FFd6
2024-09-29 07:29:49 +00:00
implementation constraint: INIT=r : IOS_FSM_FFd1
implementation constraint: INIT=r : IOS_FSM_FFd2
implementation constraint: INIT=r : IOS_FSM_FFd3
implementation constraint: INIT=r : IOS_FSM_FFd4
Optimizing unit <CNT> ...
2024-10-09 12:02:20 +00:00
implementation constraint: INIT=r : Timer_2
2024-10-03 22:46:28 +00:00
implementation constraint: INIT=r : IS_0
implementation constraint: INIT=r : IS_1
2024-10-09 03:13:39 +00:00
implementation constraint: INIT=r : Timer_3
implementation constraint: INIT=r : Timer_0
2024-10-09 12:02:20 +00:00
implementation constraint: INIT=r : Timer_1
2024-09-29 07:29:49 +00:00
=========================================================================
* Partition Report *
=========================================================================
Partition Implementation Status
-------------------------------
No Partitions were found in this design.
-------------------------------
=========================================================================
* Final Report *
=========================================================================
Final Results
RTL Top Level Output File Name : WarpSE.ngr
Top Level Output File Name : WarpSE
Output Format : NGC
Optimization Goal : Speed
Keep Hierarchy : Yes
Target Technology : XC9500XL CPLDs
Macro Preserve : YES
XOR Preserve : YES
Clock Enable : YES
wysiwyg : NO
Design Statistics
2024-10-09 03:13:39 +00:00
# IOs : 80
2024-09-29 07:29:49 +00:00
Cell Usage :
2024-10-12 04:30:18 +00:00
# BELS : 689
# AND2 : 211
2024-10-11 21:28:08 +00:00
# AND3 : 26
# AND4 : 13
2024-10-03 22:29:29 +00:00
# AND5 : 3
2024-10-03 22:46:28 +00:00
# AND8 : 2
2024-10-11 21:28:08 +00:00
# GND : 7
2024-10-12 04:30:18 +00:00
# INV : 276
# OR2 : 114
2024-10-11 21:28:08 +00:00
# OR3 : 10
2024-10-03 23:24:40 +00:00
# OR4 : 4
2024-10-09 03:13:39 +00:00
# OR5 : 1
2024-10-11 21:28:08 +00:00
# OR6 : 1
2024-10-09 03:13:39 +00:00
# XOR2 : 21
2024-10-11 21:28:08 +00:00
# FlipFlops/Latches : 113
2024-10-09 03:13:39 +00:00
# FD : 61
2024-10-11 21:28:08 +00:00
# FDCE : 47
2024-10-03 23:14:10 +00:00
# FDCP : 1
2024-10-09 12:02:20 +00:00
# FDP : 4
2024-10-09 03:13:39 +00:00
# IO Buffers : 73
2024-09-29 07:29:49 +00:00
# IBUF : 35
# IOBUFE : 1
2024-10-09 08:29:32 +00:00
# OBUF : 31
# OBUFE : 6
2024-09-29 07:29:49 +00:00
=========================================================================
2024-10-12 03:51:17 +00:00
Total REAL time to Xst completion: 5.00 secs
2024-10-12 04:30:18 +00:00
Total CPU time to Xst completion: 4.98 secs
2024-09-29 07:29:49 +00:00
-->
2024-10-12 04:30:18 +00:00
Total memory usage is 262752 kilobytes
2024-09-29 07:29:49 +00:00
Number of errors : 0 ( 0 filtered)
2024-10-09 03:13:39 +00:00
Number of warnings : 3 ( 0 filtered)
2024-10-07 11:54:05 +00:00
Number of infos : 0 ( 0 filtered)
2024-09-29 07:29:49 +00:00
