6502
/
EightBitNet
mirror of https://github.com/MoleskiCoder/EightBitNet.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
210 Commits 1 Branch 0 Tags 1.2 MiB
Commit Graph

62 Commits

Author SHA1 Message Date
Adrian Conlon e0235f396e IDE suggestions 2024-05-19 09:07:20 +01:00
Adrian Conlon 291a212504 Ugrade to .NET 8.0: First pass 2024-05-18 21:57:33 +01:00
Adrian Conlon 47ecdad3e8 Work towards accurate bus/memory/io timings. Especially Z80 m-cycle timing. 
Signed-off-by: Adrian Conlon <adrian.conlon@gmail.com>
 2020-07-05 00:09:51 +01:00
Adrian Conlon cd4af67177 Work my way through a bunch of the analysis suggestions. 
Signed-off-by: Adrian Conlon <adrian.conlon@gmail.com>
 2020-06-22 00:00:15 +01:00
Adrian Conlon db0e8c613f Update all analysis (and other!) nuget packages, ensure builds across all projects. 
Signed-off-by: Adrian Conlon <adrian.conlon@gmail.com>
 2020-06-21 18:35:10 +01:00
Adrian Conlon 2becf0e220 Apply any analysis suggestions. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-12-04 23:23:48 +00:00
Adrian Conlon 73d08fe7a7 Upgrade .net version and analysis packages en mass. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-12-04 01:03:17 +00:00
Adrian Conlon 3a40d0103a Update some framework and analysis versions. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-12-03 23:01:09 +00:00
Adrian Conlon c15ec96862 Make the Z80 implementation M-Cycle accurate. I think! 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-11-30 14:06:38 +00:00
Adrian Conlon c7c9963db3 Actually, the refresh register is incremented halfway through M1, as the M1 pin is raised. i.e. just before the refresh phase of the M1 cycle. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-11-16 22:29:42 +00:00
Adrian Conlon 3c87907471 Choose a different mechanism for ignoring (at the moment) bus test events. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-11-16 21:00:26 +00:00
Adrian Conlon ac56257558 Whoops: Z80: missed raising the INT pin, after it been acknowledged. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-11-16 20:58:52 +00:00
Adrian Conlon 5575fec896 Add Z80 support for the RFRSH pin, triggered by M1 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-11-16 20:56:08 +00:00
Adrian Conlon 56e1e67850 Better profiling configuration 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-11-10 12:21:41 +00:00
Adrian Conlon 0398d20ba4 Merge branch 'master' of https://github.com/MoleskiCoder/EightBitNet 2019-11-10 11:18:15 +00:00
Adrian Conlon a5598942a7 Sync with C++ z80 implementation 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-11-10 11:17:47 +00:00
Adrian Conlon 1c472fcb17 Make the Z80 disassembler a little more compatible with the C++ version. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-11-02 17:28:09 +00:00
Adrian Conlon 0f2a69509b Sync (as far as possible) with unmanaged C++ emulators. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-10-31 23:01:47 +00:00
Adrian Conlon 8ce71f8ab8 Sync with latest C++ version. Fixes a couple of Z80 issues. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-09-08 16:41:04 +01:00
Adrian Conlon f01e3e0430 Tighten up the sequence associated with changing pin levels + fix persistent HALT/PC bug 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-09-06 22:50:21 +01:00
Adrian Conlon bc491884b0 Synchronise HALT implementation for Intel style processors with the C++ version. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-29 09:05:31 +01:00
Adrian Conlon 364d79fde9 Correct Z80 halt interrupt bug. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-28 23:28:01 +01:00
Adrian Conlon 0dd6f1025f Simplify 8080/Z80 XHTL implementation. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-28 23:18:08 +01:00
Adrian Conlon 9ca85428e0 Correct: Fuse error count + expected versus actual register checking. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-15 17:24:26 +01:00
Adrian Conlon 6c20f49c05 Fuse fixes: Missed one of the indexed indirect memory register updates: Whoops! 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-15 17:23:34 +01:00
Adrian Conlon f07f184ce9 Fuse fixes: Correct address high part of output port block writes. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-15 16:21:35 +01:00
Adrian Conlon 8db6c6fde9 Fuse fixes: Don't write garbage after displaced index arithmetic operation. Damn! 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-15 15:50:28 +01:00
Adrian Conlon e35dabd130 Fuse fixes: Correct bus read/write order of XHTL 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-15 14:31:23 +01:00
Adrian Conlon accdf19805 Hmm, now I look more closely at the Fuse event tests: I've got all sorts of obscure failures! 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-15 10:38:34 +01:00
Adrian Conlon d15d1e0d08 Start incorporating "event" support into the Fuse tests. Only supported by the Z80 fuse tests at present. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-14 22:38:47 +01:00
Adrian Conlon 315bef7229 Correct missing high bit in the refresh register (corrects failing fuse test: ed5f) 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-14 08:31:19 +01:00
Adrian Conlon f432f1be20 Correct AF output in Z80 Fuse test runner. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-14 08:02:57 +01:00
Adrian Conlon a2b62bb189 Catch some bad arrangements of expected versus actual for the Z80 fuse tests. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-13 22:30:27 +01:00
Adrian Conlon 9550ed57be Add a .net Fuse test suite for the Z80 core (one "unexpected" result). 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-13 22:24:04 +01:00
Adrian Conlon f54ef07057 Couple of small refactorings, based on repeated bit patterns 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-08-07 13:27:03 +01:00
Adrian Conlon 0ada703504 Remove unnecessary reference dependencies from the .Net EightBit projects. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-07-28 00:35:20 +01:00
Adrian Conlon 853b6e2b08 Correct some straightforward analysis issues. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-07-01 00:15:25 +01:00
Adrian Conlon 3d0e4250a0 Update nuget packages. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-05-06 10:03:11 +01:00
Adrian Conlon 1d976e811d Introduce a little consistency with regards to pin naming and usage. 
Signed-off-by: Adrian Conlon <adrian.conlon@gmail.com>
 2019-04-23 00:58:33 +01:00
Adrian Conlon 0ab5da10ef add unit tests (not complete) for 6809 processor. Fix matters arising. 
Signed-off-by: Adrian Conlon <adrian.conlon@gmail.com>
 2019-04-21 04:47:36 +01:00
Adrian Conlon 5b9a92c76c Correct a couple of small style issues. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-03-07 01:21:23 +00:00
Adrian Conlon e80963260d Try to avoid copying around Register16 references, if possible. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-03-07 01:21:00 +00:00
Adrian Conlon 56f46a8236 Speed up Z80 block operations by using values rather than reference objects, if possible. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-03-07 00:28:39 +00:00
Adrian Conlon 22cb8b142b Tidy the path to nuget packages, such that they can be used as git submodules. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-03-03 10:35:18 +00:00
Adrian Conlon 4799e097de Update stylecop (plus add stylecop packages to the Intel 8080 set). 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-03-02 08:59:20 +00:00
Adrian Conlon 12969dbef6 Use intermediate values for HL2, if possible. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-02-23 10:38:29 +00:00
Adrian Conlon 03caba99dc Follow most of the guideline suggestions from VS2019 preview. Pretty good suggestions! 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-02-22 22:33:51 +00:00
Adrian Conlon 28b7a88f0f Use the correct virtual methods: BusRead and BusWrite to control bus access for Z80 a la M6502 implementation. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-02-22 19:59:42 +00:00
Adrian Conlon 968b1c6545 Correct Z80 disassembler format issue. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-02-21 22:51:42 +00:00
Adrian Conlon 27e1c5c9f8 Make Register16 a class, rather than struct. Tricky, but a bit faster than before. 
Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
 2019-02-21 19:58:49 +00:00