2011-06-02 02:19:35 +00:00
|
|
|
//===-- RegisterClassInfo.cpp - Dynamic Register Class Info ---------------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file implements the RegisterClassInfo class which provides dynamic
|
2013-12-17 02:18:02 +00:00
|
|
|
// information about target register classes. Callee-saved vs. caller-saved and
|
|
|
|
// reserved registers depend on calling conventions and other dynamic
|
|
|
|
// information, so some things cannot be determined statically.
|
2011-06-02 02:19:35 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2012-06-06 20:29:31 +00:00
|
|
|
#include "llvm/CodeGen/RegisterClassInfo.h"
|
2012-10-15 21:57:41 +00:00
|
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
2012-02-24 18:34:20 +00:00
|
|
|
#include "llvm/Support/CommandLine.h"
|
2011-06-03 20:34:50 +00:00
|
|
|
#include "llvm/Support/Debug.h"
|
|
|
|
#include "llvm/Support/raw_ostream.h"
|
|
|
|
|
2011-06-02 02:19:35 +00:00
|
|
|
using namespace llvm;
|
|
|
|
|
2014-04-22 02:02:50 +00:00
|
|
|
#define DEBUG_TYPE "regalloc"
|
|
|
|
|
2012-02-24 21:52:44 +00:00
|
|
|
static cl::opt<unsigned>
|
|
|
|
StressRA("stress-regalloc", cl::Hidden, cl::init(0), cl::value_desc("N"),
|
|
|
|
cl::desc("Limit all regclasses to N registers"));
|
2012-02-24 18:34:20 +00:00
|
|
|
|
2014-04-14 00:51:57 +00:00
|
|
|
RegisterClassInfo::RegisterClassInfo()
|
|
|
|
: Tag(0), MF(nullptr), TRI(nullptr), CalleeSaved(nullptr) {}
|
2011-06-02 02:19:35 +00:00
|
|
|
|
|
|
|
void RegisterClassInfo::runOnMachineFunction(const MachineFunction &mf) {
|
|
|
|
bool Update = false;
|
|
|
|
MF = &mf;
|
|
|
|
|
|
|
|
// Allocate new array the first time we see a new target.
|
2014-08-05 02:39:49 +00:00
|
|
|
if (MF->getSubtarget().getRegisterInfo() != TRI) {
|
|
|
|
TRI = MF->getSubtarget().getRegisterInfo();
|
2011-06-02 02:19:35 +00:00
|
|
|
RegClass.reset(new RCInfo[TRI->getNumRegClasses()]);
|
2013-06-21 18:32:58 +00:00
|
|
|
unsigned NumPSets = TRI->getNumRegPressureSets();
|
|
|
|
PSetLimits.reset(new unsigned[NumPSets]);
|
|
|
|
std::fill(&PSetLimits[0], &PSetLimits[NumPSets], 0);
|
2011-06-02 02:19:35 +00:00
|
|
|
Update = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Does this MF have different CSRs?
|
2014-12-15 18:48:43 +00:00
|
|
|
assert(TRI && "no register info set");
|
2012-11-29 03:34:17 +00:00
|
|
|
const MCPhysReg *CSR = TRI->getCalleeSavedRegs(MF);
|
2011-06-02 05:43:49 +00:00
|
|
|
if (Update || CSR != CalleeSaved) {
|
2011-06-02 02:19:35 +00:00
|
|
|
// Build a CSRNum map. Every CSR alias gets an entry pointing to the last
|
|
|
|
// overlapping CSR.
|
2011-06-02 22:22:43 +00:00
|
|
|
CSRNum.clear();
|
|
|
|
CSRNum.resize(TRI->getNumRegs(), 0);
|
2011-06-02 02:19:35 +00:00
|
|
|
for (unsigned N = 0; unsigned Reg = CSR[N]; ++N)
|
2012-06-01 23:28:30 +00:00
|
|
|
for (MCRegAliasIterator AI(Reg, TRI, true); AI.isValid(); ++AI)
|
|
|
|
CSRNum[*AI] = N + 1; // 0 means no CSR, 1 means CalleeSaved[0], ...
|
2011-06-02 02:19:35 +00:00
|
|
|
Update = true;
|
|
|
|
}
|
|
|
|
CalleeSaved = CSR;
|
|
|
|
|
|
|
|
// Different reserved registers?
|
2012-10-15 21:57:41 +00:00
|
|
|
const BitVector &RR = MF->getRegInfo().getReservedRegs();
|
|
|
|
if (Reserved.size() != RR.size() || RR != Reserved) {
|
2011-06-02 02:19:35 +00:00
|
|
|
Update = true;
|
2012-10-15 21:57:41 +00:00
|
|
|
Reserved = RR;
|
|
|
|
}
|
2011-06-02 02:19:35 +00:00
|
|
|
|
|
|
|
// Invalidate cached information from previous function.
|
|
|
|
if (Update)
|
|
|
|
++Tag;
|
|
|
|
}
|
|
|
|
|
|
|
|
/// compute - Compute the preferred allocation order for RC with reserved
|
|
|
|
/// registers filtered out. Volatile registers come first followed by CSR
|
|
|
|
/// aliases ordered according to the CSR order specified by the target.
|
|
|
|
void RegisterClassInfo::compute(const TargetRegisterClass *RC) const {
|
2014-12-15 18:48:43 +00:00
|
|
|
assert(RC && "no register class given");
|
2011-06-02 02:19:35 +00:00
|
|
|
RCInfo &RCI = RegClass[RC->getID()];
|
|
|
|
|
|
|
|
// Raw register count, including all reserved regs.
|
|
|
|
unsigned NumRegs = RC->getNumRegs();
|
|
|
|
|
|
|
|
if (!RCI.Order)
|
2012-11-29 03:34:17 +00:00
|
|
|
RCI.Order.reset(new MCPhysReg[NumRegs]);
|
2011-06-02 02:19:35 +00:00
|
|
|
|
|
|
|
unsigned N = 0;
|
2012-11-29 03:34:17 +00:00
|
|
|
SmallVector<MCPhysReg, 16> CSRAlias;
|
2013-01-12 00:54:59 +00:00
|
|
|
unsigned MinCost = 0xff;
|
|
|
|
unsigned LastCost = ~0u;
|
|
|
|
unsigned LastCostChange = 0;
|
2011-06-02 02:19:35 +00:00
|
|
|
|
|
|
|
// FIXME: Once targets reserve registers instead of removing them from the
|
|
|
|
// allocation order, we can simply use begin/end here.
|
2012-11-29 03:34:17 +00:00
|
|
|
ArrayRef<MCPhysReg> RawOrder = RC->getRawAllocationOrder(*MF);
|
2011-06-16 17:42:25 +00:00
|
|
|
for (unsigned i = 0; i != RawOrder.size(); ++i) {
|
|
|
|
unsigned PhysReg = RawOrder[i];
|
2011-06-02 02:19:35 +00:00
|
|
|
// Remove reserved registers from the allocation order.
|
|
|
|
if (Reserved.test(PhysReg))
|
|
|
|
continue;
|
2013-01-12 00:54:59 +00:00
|
|
|
unsigned Cost = TRI->getCostPerUse(PhysReg);
|
|
|
|
MinCost = std::min(MinCost, Cost);
|
|
|
|
|
2011-06-06 16:36:30 +00:00
|
|
|
if (CSRNum[PhysReg])
|
|
|
|
// PhysReg aliases a CSR, save it for later.
|
|
|
|
CSRAlias.push_back(PhysReg);
|
2013-01-12 00:54:59 +00:00
|
|
|
else {
|
|
|
|
if (Cost != LastCost)
|
|
|
|
LastCostChange = N;
|
2011-06-02 02:19:35 +00:00
|
|
|
RCI.Order[N++] = PhysReg;
|
2013-01-12 00:54:59 +00:00
|
|
|
LastCost = Cost;
|
|
|
|
}
|
2011-06-02 02:19:35 +00:00
|
|
|
}
|
|
|
|
RCI.NumRegs = N + CSRAlias.size();
|
|
|
|
assert (RCI.NumRegs <= NumRegs && "Allocation order larger than regclass");
|
|
|
|
|
2011-06-06 16:36:30 +00:00
|
|
|
// CSR aliases go after the volatile registers, preserve the target's order.
|
2013-01-12 00:54:59 +00:00
|
|
|
for (unsigned i = 0, e = CSRAlias.size(); i != e; ++i) {
|
|
|
|
unsigned PhysReg = CSRAlias[i];
|
|
|
|
unsigned Cost = TRI->getCostPerUse(PhysReg);
|
|
|
|
if (Cost != LastCost)
|
|
|
|
LastCostChange = N;
|
|
|
|
RCI.Order[N++] = PhysReg;
|
|
|
|
LastCost = Cost;
|
|
|
|
}
|
2011-06-02 02:19:35 +00:00
|
|
|
|
2012-02-24 18:34:20 +00:00
|
|
|
// Register allocator stress test. Clip register class to N registers.
|
|
|
|
if (StressRA && RCI.NumRegs > StressRA)
|
|
|
|
RCI.NumRegs = StressRA;
|
|
|
|
|
2011-08-05 21:28:14 +00:00
|
|
|
// Check if RC is a proper sub-class.
|
2015-03-10 23:46:01 +00:00
|
|
|
if (const TargetRegisterClass *Super =
|
|
|
|
TRI->getLargestLegalSuperClass(RC, *MF))
|
2011-08-05 21:28:14 +00:00
|
|
|
if (Super != RC && getNumAllocatableRegs(Super) > RCI.NumRegs)
|
|
|
|
RCI.ProperSubClass = true;
|
|
|
|
|
2013-01-12 00:54:59 +00:00
|
|
|
RCI.MinCost = uint8_t(MinCost);
|
|
|
|
RCI.LastCostChange = LastCostChange;
|
|
|
|
|
2011-06-03 20:34:50 +00:00
|
|
|
DEBUG({
|
2014-11-17 05:50:14 +00:00
|
|
|
dbgs() << "AllocationOrder(" << TRI->getRegClassName(RC) << ") = [";
|
2011-06-13 03:26:42 +00:00
|
|
|
for (unsigned I = 0; I != RCI.NumRegs; ++I)
|
2011-06-03 20:34:50 +00:00
|
|
|
dbgs() << ' ' << PrintReg(RCI.Order[I], TRI);
|
2011-08-05 21:28:14 +00:00
|
|
|
dbgs() << (RCI.ProperSubClass ? " ] (sub-class)\n" : " ]\n");
|
2011-06-03 20:34:50 +00:00
|
|
|
});
|
|
|
|
|
2011-06-02 02:19:35 +00:00
|
|
|
// RCI is now up-to-date.
|
|
|
|
RCI.Tag = Tag;
|
|
|
|
}
|
|
|
|
|
2013-06-21 18:32:58 +00:00
|
|
|
/// This is not accurate because two overlapping register sets may have some
|
|
|
|
/// nonoverlapping reserved registers. However, computing the allocation order
|
|
|
|
/// for all register classes would be too expensive.
|
|
|
|
unsigned RegisterClassInfo::computePSetLimit(unsigned Idx) const {
|
2014-04-14 00:51:57 +00:00
|
|
|
const TargetRegisterClass *RC = nullptr;
|
2013-06-21 18:32:58 +00:00
|
|
|
unsigned NumRCUnits = 0;
|
|
|
|
for (TargetRegisterInfo::regclass_iterator
|
|
|
|
RI = TRI->regclass_begin(), RE = TRI->regclass_end(); RI != RE; ++RI) {
|
|
|
|
const int *PSetID = TRI->getRegClassPressureSets(*RI);
|
|
|
|
for (; *PSetID != -1; ++PSetID) {
|
|
|
|
if ((unsigned)*PSetID == Idx)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (*PSetID == -1)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
// Found a register class that counts against this pressure set.
|
|
|
|
// For efficiency, only compute the set order for the largest set.
|
|
|
|
unsigned NUnits = TRI->getRegClassWeight(*RI).WeightLimit;
|
|
|
|
if (!RC || NUnits > NumRCUnits) {
|
|
|
|
RC = *RI;
|
|
|
|
NumRCUnits = NUnits;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
compute(RC);
|
|
|
|
unsigned NReserved = RC->getNumRegs() - getNumAllocatableRegs(RC);
|
2015-03-11 18:34:58 +00:00
|
|
|
return TRI->getRegPressureSetLimit(*MF, Idx) -
|
|
|
|
TRI->getRegClassWeight(RC).RegWeight * NReserved;
|
2013-06-21 18:32:58 +00:00
|
|
|
}
|