| .. |
|
AsmParser
|
[AArch64] AsmParser should be case insensitive about accepting vector register names.
|
2015-06-08 21:32:16 +00:00 |
|
Disassembler
|
[AArch64] Add v8.1a atomic instructions
|
2015-06-02 10:58:41 +00:00 |
|
InstPrinter
|
Remove unnecessary conversion from StringRef to std::string and back to StringRef. NFC.
|
2015-06-10 02:07:37 +00:00 |
|
MCTargetDesc
|
Move IsUsedInReloc from MCSymbolELF to MCSymbol.
|
2015-06-17 20:08:20 +00:00 |
|
TargetInfo
|
|
|
|
Utils
|
ARM]: Add support for MMFR4_EL1 in assembler
|
2015-06-08 15:01:11 +00:00 |
|
AArch64.h
|
[AArch64] Revert r239711 again. We need to discuss how to share code between AArch64 and ARM backend.
|
2015-06-15 01:56:40 +00:00 |
|
AArch64.td
|
[AArch64] Rename v8.1a from "extension" to "architecture"
|
2015-04-01 14:49:29 +00:00 |
|
AArch64A53Fix835769.cpp
|
Use new MachineInstr mayLoadOrStore() API.
|
2015-05-21 21:59:57 +00:00 |
|
AArch64A57FPLoadBalancing.cpp
|
|
|
|
AArch64AddressTypePromotion.cpp
|
Re-sort includes with sort-includes.py and insert raw_ostream.h where it's used.
|
2015-03-23 19:32:43 +00:00 |
|
AArch64AdvSIMDScalarPass.cpp
|
MachineInstr: Change return value of getOpcode() to unsigned.
|
2015-05-18 20:27:55 +00:00 |
|
AArch64AsmPrinter.cpp
|
Clean up redundant copies of Triple objects. NFC
|
2015-06-16 15:44:21 +00:00 |
|
AArch64BranchRelaxation.cpp
|
|
|
|
AArch64CallingConvention.h
|
|
|
|
AArch64CallingConvention.td
|
|
|
|
AArch64CleanupLocalDynamicTLSPass.cpp
|
|
|
|
AArch64CollectLOH.cpp
|
Change range-based for-loops to be -Wrange-loop-analysis clean.
|
2015-04-15 01:21:15 +00:00 |
|
AArch64ConditionalCompares.cpp
|
MachineInstr: Remove unused parameter.
|
2015-05-19 21:22:20 +00:00 |
|
AArch64ConditionOptimizer.cpp
|
MachineInstr: Change return value of getOpcode() to unsigned.
|
2015-05-18 20:27:55 +00:00 |
|
AArch64DeadRegisterDefinitionsPass.cpp
|
|
|
|
AArch64ExpandPseudoInsts.cpp
|
Transfer implicit operands when expanding the RET_ReallyLR pseudo instruction.
|
2015-03-30 22:45:56 +00:00 |
|
AArch64FastISel.cpp
|
On behalf of Alexandros Lamprineas:
|
2015-06-15 15:48:44 +00:00 |
|
AArch64FrameLowering.cpp
|
MachineInstr: Change return value of getOpcode() to unsigned.
|
2015-05-18 20:27:55 +00:00 |
|
AArch64FrameLowering.h
|
[ShrinkWrap] Add (a simplified version) of shrink-wrapping.
|
2015-05-05 17:38:16 +00:00 |
|
AArch64InstrAtomics.td
|
|
|
|
AArch64InstrFormats.td
|
Revert "AArch64: Use CMP;CCMP sequences for and/or/setcc trees."
|
2015-06-17 04:02:32 +00:00 |
|
AArch64InstrInfo.cpp
|
[TargetInstrInfo] Rename getLdStBaseRegImmOfs and implement for x86.
|
2015-06-15 18:44:14 +00:00 |
|
AArch64InstrInfo.h
|
[TargetInstrInfo] Rename getLdStBaseRegImmOfs and implement for x86.
|
2015-06-15 18:44:14 +00:00 |
|
AArch64InstrInfo.td
|
Revert "AArch64: Use CMP;CCMP sequences for and/or/setcc trees."
|
2015-06-17 04:02:32 +00:00 |
|
AArch64ISelDAGToDAG.cpp
|
Re-commit of r238201 with fix for building with shared libraries.
|
2015-06-01 12:02:47 +00:00 |
|
AArch64ISelLowering.cpp
|
Revert "AArch64: Use CMP;CCMP sequences for and/or/setcc trees."
|
2015-06-17 04:02:32 +00:00 |
|
AArch64ISelLowering.h
|
Revert "AArch64: Use CMP;CCMP sequences for and/or/setcc trees."
|
2015-06-17 04:02:32 +00:00 |
|
AArch64LoadStoreOptimizer.cpp
|
[AArch64] Remove an overly conservative check when generating store pairs.
|
2015-06-09 20:59:41 +00:00 |
|
AArch64MachineCombinerPattern.h
|
|
|
|
AArch64MachineFunctionInfo.h
|
|
|
|
AArch64MCInstLower.cpp
|
MC: Clean up MCExpr naming. NFC.
|
2015-05-30 01:25:56 +00:00 |
|
AArch64MCInstLower.h
|
|
|
|
AArch64PBQPRegAlloc.cpp
|
|
|
|
AArch64PBQPRegAlloc.h
|
|
|
|
AArch64PerfectShuffle.h
|
|
|
|
AArch64PromoteConstant.cpp
|
Re-sort includes with sort-includes.py and insert raw_ostream.h where it's used.
|
2015-03-23 19:32:43 +00:00 |
|
AArch64RegisterInfo.cpp
|
[AArch64] Add support for dynamic stack alignment
|
2015-04-09 08:49:47 +00:00 |
|
AArch64RegisterInfo.h
|
[AArch64] Add support for dynamic stack alignment
|
2015-04-09 08:49:47 +00:00 |
|
AArch64RegisterInfo.td
|
[AArch64] Add v8.1a atomic instructions
|
2015-06-02 10:58:41 +00:00 |
|
AArch64SchedA53.td
|
|
|
|
AArch64SchedA57.td
|
[AArch64] Changes some SchedAlias to WriteRes for Cortex-A57.
|
2015-04-10 13:19:27 +00:00 |
|
AArch64SchedA57WriteRes.td
|
|
|
|
AArch64SchedCyclone.td
|
|
|
|
AArch64Schedule.td
|
|
|
|
AArch64SelectionDAGInfo.cpp
|
|
|
|
AArch64SelectionDAGInfo.h
|
|
|
|
AArch64StorePairSuppress.cpp
|
[TargetInstrInfo] Rename getLdStBaseRegImmOfs and implement for x86.
|
2015-06-15 18:44:14 +00:00 |
|
AArch64Subtarget.cpp
|
Replace string GNU Triples with llvm::Triple in MCSubtargetInfo and create*MCSubtargetInfo(). NFC.
|
2015-06-10 12:11:26 +00:00 |
|
AArch64Subtarget.h
|
Rename TargetSubtargetInfo::enablePostMachineScheduler() to enablePostRAScheduler()
|
2015-06-13 03:42:16 +00:00 |
|
AArch64TargetMachine.cpp
|
Clean up redundant copies of Triple objects. NFC
|
2015-06-16 15:44:21 +00:00 |
|
AArch64TargetMachine.h
|
Replace string GNU Triples with llvm::Triple in TargetMachine. NFC.
|
2015-06-11 19:41:26 +00:00 |
|
AArch64TargetObjectFile.cpp
|
MC: Clean up MCExpr naming. NFC.
|
2015-05-30 01:25:56 +00:00 |
|
AArch64TargetObjectFile.h
|
|
|
|
AArch64TargetTransformInfo.cpp
|
[AArch64] Revert r239711 again. We need to discuss how to share code between AArch64 and ARM backend.
|
2015-06-15 01:56:40 +00:00 |
|
AArch64TargetTransformInfo.h
|
[AArch64] Revert r239711 again. We need to discuss how to share code between AArch64 and ARM backend.
|
2015-06-15 01:56:40 +00:00 |
|
CMakeLists.txt
|
[AArch64] Revert r239711 again. We need to discuss how to share code between AArch64 and ARM backend.
|
2015-06-15 01:56:40 +00:00 |
|
LLVMBuild.txt
|
Re-commit of r238201 with fix for building with shared libraries.
|
2015-06-01 12:02:47 +00:00 |
|
Makefile
|
|
|
