| .. |
|
InstPrinter
|
R600: improve dump of S_WAITCNT
|
2013-10-13 17:56:28 +00:00 |
|
MCTargetDesc
|
Remove another unused flag.
|
2013-10-31 15:58:33 +00:00 |
|
TargetInfo
|
|
|
|
AMDGPU.h
|
R600: Simplify handling of private address space
|
2013-10-22 18:19:10 +00:00 |
|
AMDGPU.td
|
R600/SI: Add compute support for CI v2
|
2013-10-29 16:37:28 +00:00 |
|
AMDGPUAsmPrinter.cpp
|
R600/SI: Add compute support for CI v2
|
2013-10-29 16:37:28 +00:00 |
|
AMDGPUAsmPrinter.h
|
Fix missing C++ mode comment
|
2013-11-10 01:03:59 +00:00 |
|
AMDGPUCallingConv.td
|
R600: Use function inputs to represent data stored in gpr
|
2013-11-11 22:10:24 +00:00 |
|
AMDGPUConvertToISA.cpp
|
|
|
|
AMDGPUFrameLowering.cpp
|
|
|
|
AMDGPUFrameLowering.h
|
|
|
|
AMDGPUInstrInfo.cpp
|
Removing a switch statement that contains only a default label. This resolves an MSVC warning. No functional change intended.
|
2013-10-29 20:40:52 +00:00 |
|
AMDGPUInstrInfo.h
|
R600: Simplify handling of private address space
|
2013-10-22 18:19:10 +00:00 |
|
AMDGPUInstrInfo.td
|
R600: Add support for i8 and i16 local memory stores
|
2013-08-26 15:05:49 +00:00 |
|
AMDGPUInstructions.td
|
Target/R600: Un-tab-ify.
|
2013-10-28 04:07:23 +00:00 |
|
AMDGPUIntrinsics.td
|
|
|
|
AMDGPUISelDAGToDAG.cpp
|
ISelDAG: spot chain cycles involving MachineNodes
|
2013-09-22 08:21:56 +00:00 |
|
AMDGPUISelLowering.cpp
|
R600: Fix LowerUDIVREM
|
2013-11-06 17:36:04 +00:00 |
|
AMDGPUISelLowering.h
|
R600: Custom lower f32 = uint_to_fp i64
|
2013-10-30 17:22:05 +00:00 |
|
AMDGPUMachineFunction.cpp
|
|
|
|
AMDGPUMachineFunction.h
|
R600: Fix incorrect LDS size calculation
|
2013-09-05 18:37:57 +00:00 |
|
AMDGPUMCInstLower.cpp
|
R600: Store disassembly in a special ELF section when feature +DumpCode is enabled.
|
2013-10-12 05:02:51 +00:00 |
|
AMDGPUMCInstLower.h
|
|
|
|
AMDGPURegisterInfo.cpp
|
R600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2
|
2013-08-14 23:24:32 +00:00 |
|
AMDGPURegisterInfo.h
|
R600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2
|
2013-08-14 23:24:32 +00:00 |
|
AMDGPURegisterInfo.td
|
|
|
|
AMDGPUSubtarget.cpp
|
R600: Use StructurizeCFGPass for non SI targets
|
2013-10-10 17:11:12 +00:00 |
|
AMDGPUSubtarget.h
|
R600/SI: Add compute support for CI v2
|
2013-10-29 16:37:28 +00:00 |
|
AMDGPUTargetMachine.cpp
|
R600: Fix handling of vector kernel arguments
|
2013-10-23 00:44:32 +00:00 |
|
AMDGPUTargetMachine.h
|
SimplifyCFG: Use parallel-and and parallel-or mode to consolidate branch conditions
|
2013-07-27 00:01:07 +00:00 |
|
AMDGPUTargetTransformInfo.cpp
|
SimplifyCFG: Use parallel-and and parallel-or mode to consolidate branch conditions
|
2013-07-27 00:01:07 +00:00 |
|
AMDILBase.td
|
|
|
|
AMDILCFGStructurizer.cpp
|
R600: Remove \ at EOL from ascii art comments.
|
2013-10-18 14:12:50 +00:00 |
|
AMDILInstrInfo.td
|
R600: Enable -verify-machineinstrs in some tests.
|
2013-10-01 19:32:38 +00:00 |
|
AMDILIntrinsicInfo.cpp
|
|
|
|
AMDILIntrinsicInfo.h
|
|
|
|
AMDILIntrinsics.td
|
|
|
|
AMDILISelLowering.cpp
|
|
|
|
AMDILRegisterInfo.td
|
|
|
|
CMakeLists.txt
|
R600: Simplify handling of private address space
|
2013-10-22 18:19:10 +00:00 |
|
LLVMBuild.txt
|
|
|
|
Makefile
|
|
|
|
Processors.td
|
R600/SI: Add compute support for CI v2
|
2013-10-29 16:37:28 +00:00 |
|
R600ClauseMergePass.cpp
|
R600: add a pass that merges clauses.
|
2013-10-01 19:32:58 +00:00 |
|
R600ControlFlowFinalizer.cpp
|
R600: Add IsExport bit to TableGen instruction definitions
|
2013-08-16 01:11:51 +00:00 |
|
R600Defines.h
|
R600: Add support for i8 and i16 local memory stores
|
2013-08-26 15:05:49 +00:00 |
|
R600EmitClauseMarkers.cpp
|
R600: Use StructurizeCFGPass for non SI targets
|
2013-10-10 17:11:12 +00:00 |
|
R600ExpandSpecialInstrs.cpp
|
R600: Remove predicated_break inst
|
2013-07-31 19:31:14 +00:00 |
|
R600InstrFormats.td
|
R600: Use SchedModel enum for is{Trans,Vector}Only functions
|
2013-09-04 19:53:30 +00:00 |
|
R600InstrInfo.cpp
|
R600: Simplify handling of private address space
|
2013-10-22 18:19:10 +00:00 |
|
R600InstrInfo.h
|
R600: Simplify handling of private address space
|
2013-10-22 18:19:10 +00:00 |
|
R600Instructions.td
|
R600: Use function inputs to represent data stored in gpr
|
2013-11-11 22:10:24 +00:00 |
|
R600Intrinsics.td
|
R600: Use function inputs to represent data stored in gpr
|
2013-11-11 22:10:24 +00:00 |
|
R600ISelLowering.cpp
|
R600: Use function inputs to represent data stored in gpr
|
2013-11-11 22:10:24 +00:00 |
|
R600ISelLowering.h
|
R600: Move fabs/fneg/sel folding logic into PostProcessIsel
|
2013-09-12 23:44:44 +00:00 |
|
R600MachineFunctionInfo.cpp
|
|
|
|
R600MachineFunctionInfo.h
|
|
|
|
R600MachineScheduler.cpp
|
R600: Don't use trans slot for instructions that read LDS source registers
|
2013-09-12 02:55:06 +00:00 |
|
R600MachineScheduler.h
|
R600: Non vector only instruction can be scheduled on trans unit
|
2013-09-04 19:53:46 +00:00 |
|
R600OptimizeVectorRegisters.cpp
|
R600: Enable folding of inline literals into REQ_SEQUENCE instructions
|
2013-08-16 01:11:55 +00:00 |
|
R600Packetizer.cpp
|
R600: Simplify handling of private address space
|
2013-10-22 18:19:10 +00:00 |
|
R600RegisterInfo.cpp
|
R600: Simplify handling of private address space
|
2013-10-22 18:19:10 +00:00 |
|
R600RegisterInfo.h
|
R600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2
|
2013-08-14 23:24:32 +00:00 |
|
R600RegisterInfo.td
|
R600: Simplify handling of private address space
|
2013-10-22 18:19:10 +00:00 |
|
R600Schedule.td
|
|
|
|
R600TextureIntrinsicsReplacer.cpp
|
R600: Coding style
|
2013-09-05 23:55:13 +00:00 |
|
SIAnnotateControlFlow.cpp
|
|
|
|
SIDefines.h
|
R600/SI: Implement SIInstrInfo::verifyInstruction() for VOP*
|
2013-10-10 17:11:55 +00:00 |
|
SIFixSGPRCopies.cpp
|
R600/SI: Fix another case of illegal VGPR to SGPR copy
|
2013-08-22 20:21:02 +00:00 |
|
SIInsertWaits.cpp
|
R600/SI: Fix broken encoding of DS_WRITE_B32
|
2013-08-16 16:19:24 +00:00 |
|
SIInstrFormats.td
|
R600/SI: Implement SIInstrInfo::verifyInstruction() for VOP*
|
2013-10-10 17:11:55 +00:00 |
|
SIInstrInfo.cpp
|
Target/R600: Un-tab-ify.
|
2013-10-28 04:07:23 +00:00 |
|
SIInstrInfo.h
|
R600: Simplify handling of private address space
|
2013-10-22 18:19:10 +00:00 |
|
SIInstrInfo.td
|
R600/SI: Define a separate MIMG instruction for each possible output value type
|
2013-10-10 17:11:24 +00:00 |
|
SIInstructions.td
|
R600/SI: Add compute support for CI v2
|
2013-10-29 16:37:28 +00:00 |
|
SIIntrinsics.td
|
R600/SI: expose TBUFFER_STORE_FORMAT_* for OpenGL transform feedback
|
2013-09-12 02:55:14 +00:00 |
|
SIISelLowering.cpp
|
R600/SI: Replace ffs(x) - 1 with countTrailingZeros(x)
|
2013-10-23 03:50:25 +00:00 |
|
SIISelLowering.h
|
R600: Fix handling of vector kernel arguments
|
2013-10-23 00:44:32 +00:00 |
|
SILowerControlFlow.cpp
|
R600: Add support for local memory atomic add
|
2013-09-05 18:38:09 +00:00 |
|
SIMachineFunctionInfo.cpp
|
|
|
|
SIMachineFunctionInfo.h
|
|
|
|
SIRegisterInfo.cpp
|
Make method static
|
2013-11-10 01:04:02 +00:00 |
|
SIRegisterInfo.h
|
Make method static
|
2013-11-10 01:04:02 +00:00 |
|
SIRegisterInfo.td
|
R600: Fix handling of vector kernel arguments
|
2013-10-23 00:44:32 +00:00 |
|
SISchedule.td
|
|
|
|
SITypeRewriter.cpp
|
R600/SI: Replace v1i32 type with i32 in imageload and sample intrinsics
|
2013-08-14 23:24:53 +00:00 |
70a7d5ddb4