llvm-6502

2008-06-05-Carry.ll

…

2008-07-03-SRet.ll

…

2008-07-06-fadd64.ll

…

2008-07-07-Float2Int.ll

…

2008-07-07-FPExtend.ll

…

2008-07-07-IntDoubleConvertions.ll

…

2008-07-15-InternalConstant.ll

…

2008-07-15-SmallSection.ll

…

2008-07-16-SignExtInReg.ll

64-bit sign extension in register instructions.

2012-01-24 21:41:09 +00:00

2008-07-22-Cstpool.ll

…

2008-07-23-fpcmp.ll

Fix the remaining TCL-style quotes found in the testsuite. This is

2012-07-02 19:09:46 +00:00

2008-07-29-icmp.ll

Fix the remaining TCL-style quotes found in the testsuite. This is

2012-07-02 19:09:46 +00:00

2008-07-31-fcopysign.ll

…

2008-08-01-AsmInline.ll

Have getRegForInlineAsmConstraint return the correct register class when target

2012-01-04 02:45:01 +00:00

2008-08-03-fabs64.ll

…

2008-08-03-ReturnDouble.ll

…

2008-08-04-Bitconvert.ll

…

2008-08-06-Alloca.ll

…

2008-08-07-CC.ll

…

2008-08-07-FPRound.ll

…

2008-08-08-bswap.ll

…

2008-08-08-ctlz.ll

Manually upgrade the test suite to specify the flag to cttz and ctlz.

2011-12-12 11:59:10 +00:00

2008-10-13-LegalizerBug.ll

…

2008-11-10-xint_to_fp.ll

Remove the no longer existent psp triple from a test.

2012-03-08 21:22:27 +00:00

2009-11-16-CstPoolLoad.ll

Fix LowerConstantPool to produce instructions with the correct relocation

2012-04-04 18:26:12 +00:00

2010-04-07-DbgValueOtherTargets.ll

…

2010-07-20-Switch.ll

Fix test cases.

2012-06-14 01:21:00 +00:00

2010-11-09-CountLeading.ll

Manually upgrade the test suite to specify the flag to cttz and ctlz.

2011-12-12 11:59:10 +00:00

2010-11-09-Mul.ll

…

2011-05-26-BranchKillsVreg.ll

…

addc.ll

…

alloca.ll

Expand DYNAMIC_STACKALLOC nodes rather than doing custom-lowering.

2012-07-31 20:54:48 +00:00

analyzebranch.ll

Fix test cases.

2012-05-12 03:25:16 +00:00

and1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

asm-large-immediate.ll

The inline asm operand modifier 'n' is suppose

2012-06-21 21:37:54 +00:00

atomic.ll

Fix test cases.

2012-05-12 03:25:16 +00:00

blockaddr.ll

Fix LowerBlockAddress to produce instructions with the correct relocation

2012-04-04 18:22:53 +00:00

br-jmp.ll

Test case for r146432 by Jack Carter.

2011-12-12 22:41:39 +00:00

brdelayslot.ll

Disable Mips' delay slot filler when optimization level is O0.

2012-08-24 20:40:15 +00:00

bswap.ll

Test case for r147017.

2011-12-20 23:58:36 +00:00

buildpairextractelementf64.ll

…

cmov.ll

Fix test cases in test/CodeGen/Mips.

2012-06-02 00:05:45 +00:00

constantfp0.ll

…

cprestore.ll

Fix test cases.

2012-05-12 03:25:16 +00:00

divrem.ll

…

double2int.ll

…

dsp-r1.ll

MIPS DSP: add operands to make sure instruction strings are being matched.

2012-09-28 21:23:16 +00:00

dsp-r2.ll

MIPS DSP: add operands to make sure instruction strings are being matched.

2012-09-28 21:23:16 +00:00

eh.ll

Fix test cases.

2012-05-12 03:25:16 +00:00

extins.ll

…

fabs.ll

Add test triples to fix win32 failures. Revert workaround from r161292.

2012-08-08 20:31:37 +00:00

fastcc.ll

Implement fastcc calling convention for MIPS.

2012-06-13 18:06:00 +00:00

fcopysign-f32-f64.ll

Fix bugs in lowering of FCOPYSIGN nodes.

2012-04-11 22:13:04 +00:00

fcopysign.ll

Fix bugs in lowering of FCOPYSIGN nodes.

2012-04-11 22:13:04 +00:00

fmadd1.ll

Add definitions of floating point multiply add/sub and negative multiply

2012-02-25 00:21:52 +00:00

fneg.ll

Revert changes that were accidentally committed.

2012-04-11 23:19:55 +00:00

fp-indexed-ls.ll

Fix type of LUXC1 and SUXC1. These instructions were incorrectly defined as

2012-07-31 18:16:49 +00:00

fp-spill-reload.ll

Make register FP allocatable if the compiled function does not have dynamic

2012-05-09 01:38:13 +00:00

fpbr.ll

Flip the new block-placement pass to be on by default.

2012-04-16 13:49:17 +00:00

frame-address.ll

…

frem.ll

Expand FREM.

2012-03-29 18:43:11 +00:00

global-address.ll

Add lines in global-address.ll to test N32 and N64 code generation.

2012-04-06 20:23:36 +00:00

global-pointer-reg.ll

Make the following changes in MipsAsmPrinter.cpp:

2012-05-12 00:48:43 +00:00

gprestore.ll

Fix test cases.

2012-05-12 03:25:16 +00:00

helloworld.ll

When store nodes or memcpy nodes are created to copy the function call

2012-07-31 18:46:41 +00:00

i64arg.ll

Eliminate the stack slot used to save the global base register.

2012-07-25 03:16:47 +00:00

imm.ll

Add a test case for r146900.

2011-12-19 20:24:28 +00:00

indirectcall.ll

…

init-array.ll

Fix UseInitArray option for MIPS target.

2012-09-05 06:17:17 +00:00

inlineasm64.ll

Have getRegForInlineAsmConstraint return the correct register class when target

2012-01-04 02:45:01 +00:00

inlineasm_constraint.ll

Use regular expression to match register names.

2012-05-11 23:00:40 +00:00

inlineasm-cnstrnt-bad-I-1.ll

Add support for the 'I' inline asm constraint. Also add tests

2012-05-07 03:13:32 +00:00

inlineasm-cnstrnt-bad-J.ll

Support the 'J' constraint.

2012-05-07 03:13:42 +00:00

inlineasm-cnstrnt-bad-K.ll

Add support for the inline asm constraint 'K'.

2012-05-07 05:46:29 +00:00

inlineasm-cnstrnt-bad-L.ll

Add support for the 'L' inline asm constraint.

2012-05-07 05:46:37 +00:00

inlineasm-cnstrnt-bad-N.ll

Add support for the 'N' inline asm constraint.

2012-05-07 05:46:43 +00:00

inlineasm-cnstrnt-bad-O.ll

Add support for the 'O' constraint.

2012-05-07 05:46:48 +00:00

inlineasm-cnstrnt-bad-P.ll

Add support for the 'P' constraint.

2012-05-07 06:25:02 +00:00

inlineasm-cnstrnt-reg64.ll

Add support for the 'I' inline asm constraint. Also add tests

2012-05-07 03:13:32 +00:00

inlineasm-cnstrnt-reg.ll

Add support for the 'l' constraint.

2012-05-07 06:25:15 +00:00

inlineasm-operand-code.ll

Mips specific inline asm operand modifier 'M':

2012-07-18 06:41:36 +00:00

inlineasmmemop.ll

Fix test cases.

2012-05-12 03:25:16 +00:00

internalfunc.ll

Fix test cases.

2012-05-12 03:25:16 +00:00

largeimm1.ll

…

largeimmprinting.ll

Add definitions of two subclasses of MipsFrameLowering, Mips16FrameLowering and

2012-07-31 22:50:19 +00:00

lb1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

lbu1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

lh1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

lhu1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

lit.local.cfg

Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu

2012-03-25 09:02:19 +00:00

load-store-left-right.ll

Rename test/CodeGen/Mips/load-shift-left-right.ll.

2012-06-04 17:50:36 +00:00

longbranch.ll

Fix mips' long branch pass.

2012-08-28 03:03:05 +00:00

machineverifier.ll

Make machine verifier check the first instruction of the last bundle instead of

2012-06-14 20:51:13 +00:00

madd-msub.ll

…

memcpy.ll

Set a higher value for maxStoresPerMemcpy in MipsISelLowering.cpp.

2012-06-13 19:33:32 +00:00

mips64-fp-indexed-ls.ll

Fix type of LUXC1 and SUXC1. These instructions were incorrectly defined as

2012-07-31 18:16:49 +00:00

mips64countleading.ll

Expand 64-bit CTLZ nodes if target architecture does not support it. Add test

2011-12-21 00:20:27 +00:00

mips64directive.ll

64-bit data directive.

2011-12-20 22:52:19 +00:00

mips64ext.ll

Pattern for f32 to i64 conversion.

2012-01-24 22:05:25 +00:00

mips64extins.ll

…

mips64fpimm0.ll

Add code in MipsDAGToDAGISel for selecting constant +0.0.

2011-12-20 22:25:50 +00:00

mips64fpldst.ll

Reapply 154038 without the failing test.

2012-04-04 22:16:36 +00:00

mips64imm.ll

Lower 64-bit immediates using MipsAnalyzeImmediate that has just been added.

2012-01-25 03:01:35 +00:00

mips64instrs.ll

Manually upgrade the test suite to specify the flag to cttz and ctlz.

2011-12-12 11:59:10 +00:00

mips64intldst.ll

Reapply 154038 without the failing test.

2012-04-04 22:16:36 +00:00

mips64lea.ll

Test case for r147232.

2011-12-24 03:05:43 +00:00

mips64load-store-left-right.ll

Add a test case for mips64 unaligned load/store instructions.

2012-06-04 17:57:06 +00:00

mips64muldiv.ll

Add function MipsDAGToDAGISel::SelectMULT and factor out code that generates

2011-12-20 23:10:57 +00:00

mips64shift.ll

Remove definitions of double word shift plus 32 instructions. Assembler or

2011-12-19 19:44:09 +00:00

mipslopat.ll

…

neg1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

not1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

null.ll

1. fix null program output after some other changes

2012-06-21 20:39:10 +00:00

o32_cc_byval.ll

Eliminate the stack slot used to save the global base register.

2012-07-25 03:16:47 +00:00

o32_cc_vararg.ll

Set transient stack alignment in constructor of MipsFrameLowering and re-enable

2012-08-02 18:15:13 +00:00

o32_cc.ll

…

or1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

private.ll

…

ra-allocatable.ll

Make register Mips::RA allocatable if not in mips16 mode.

2012-07-10 00:19:06 +00:00

rdhwr-directives.ll

test case for r159770.

2012-07-05 19:29:31 +00:00

return_address.ll

Lower RETURNADDR node in Mips backend.

2012-07-11 00:53:32 +00:00

return-vector-float4.ll

Test case for r162008.

2012-08-16 03:48:41 +00:00

rotate.ll

…

sb1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

select.ll

…

selectcc.ll

Fix function select_cc_f32 in test/CodeGen/Mips/selectcc.ll.

2012-07-16 23:56:51 +00:00

sh1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

shift-parts.ll

Expand 64-bit shifts if target ABI is O32.

2012-05-09 00:55:21 +00:00

sitofp-selectcc-opt.ll

Test case for r160036.

2012-07-11 19:50:46 +00:00

sll1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

sll2.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

small-section-reserve-gp.ll

In MipsDAGToDAGISel::SelectAddr, fold add node into address operand, if its

2012-08-24 20:21:49 +00:00

sra1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

sra2.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

srl1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

srl2.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

stacksize.ll

Test case for r159240.

2012-06-27 00:40:34 +00:00

stldst.ll

checking test case for r164811. was an omission to not check this in. this was already approved

2012-10-01 21:35:06 +00:00

sub1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

sub2.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

swzero.ll

Don't modify MO while use_iterator is still pointing to it.

2012-08-09 22:08:24 +00:00

tls-alias.ll

Add option disable-mips-delay-filler. Turn on mips' delay slot filler by

2012-08-22 02:51:28 +00:00

tls-models.ll

Extend the IL for selecting TLS models (PR9788)

2012-06-23 11:37:03 +00:00

tls.ll

Add option disable-mips-delay-filler. Turn on mips' delay slot filler by

2012-08-22 02:51:28 +00:00

uitofp.ll

Fix bug 13532.

2012-08-28 02:12:42 +00:00

ul1.ll

Handled unaligned load/stores properly in Mips16

2012-09-15 01:02:03 +00:00

unalignedload.ll

Fix test cases in test/CodeGen/Mips.

2012-06-02 00:05:45 +00:00

vector-load-store.ll

MIPS DSP: add vector load/store patterns.

2012-09-27 01:50:59 +00:00

weak.ll

…

xor1.ll

1. Redo mips16 instructions to avoid multiple opcodes for same instruction.

2012-08-03 22:57:02 +00:00

zeroreg.ll

Make the following changes in MipsAsmPrinter.cpp:

2012-05-12 00:48:43 +00:00