| .. |
|
msa
|
[mips] Correct lowering of VECTOR_SHUFFLE to VSHF.
|
2014-03-21 16:56:51 +00:00 |
|
2008-06-05-Carry.ll
|
|
|
|
2008-07-03-SRet.ll
|
|
|
|
2008-07-06-fadd64.ll
|
|
|
|
2008-07-07-Float2Int.ll
|
|
|
|
2008-07-07-FPExtend.ll
|
|
|
|
2008-07-07-IntDoubleConvertions.ll
|
|
|
|
2008-07-15-InternalConstant.ll
|
|
|
|
2008-07-15-SmallSection.ll
|
|
|
|
2008-07-16-SignExtInReg.ll
|
|
|
|
2008-07-22-Cstpool.ll
|
|
|
|
2008-07-23-fpcmp.ll
|
|
|
|
2008-07-29-icmp.ll
|
|
|
|
2008-07-31-fcopysign.ll
|
|
|
|
2008-08-01-AsmInline.ll
|
|
|
|
2008-08-03-fabs64.ll
|
|
|
|
2008-08-03-ReturnDouble.ll
|
|
|
|
2008-08-04-Bitconvert.ll
|
|
|
|
2008-08-06-Alloca.ll
|
|
|
|
2008-08-07-CC.ll
|
|
|
|
2008-08-07-FPRound.ll
|
|
|
|
2008-08-08-bswap.ll
|
|
|
|
2008-08-08-ctlz.ll
|
|
|
|
2008-10-13-LegalizerBug.ll
|
|
|
|
2008-11-10-xint_to_fp.ll
|
|
|
|
2009-11-16-CstPoolLoad.ll
|
[mips] Make it impossible to have UnknownABI in CodeGen and Integrated Assembler.
|
2014-02-20 14:58:19 +00:00 |
|
2010-07-20-Switch.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
2010-11-09-CountLeading.ll
|
|
|
|
2010-11-09-Mul.ll
|
|
|
|
2011-05-26-BranchKillsVreg.ll
|
|
|
|
2012-12-12-ExpandMemcpy.ll
|
|
|
|
2013-11-18-fp64-const0.ll
|
|
|
|
abicalls.ll
|
|
|
|
addc.ll
|
|
|
|
addi.ll
|
|
|
|
addressing-mode.ll
|
|
|
|
align16.ll
|
|
|
|
alloca16.ll
|
|
|
|
alloca.ll
|
|
|
|
analyzebranch.ll
|
|
|
|
and1.ll
|
|
|
|
asm-large-immediate.ll
|
|
|
|
atomic.ll
|
IR: add a second ordering operand to cmpxhg for failure
|
2014-03-11 10:48:52 +00:00 |
|
atomicops.ll
|
IR: add a second ordering operand to cmpxhg for failure
|
2014-03-11 10:48:52 +00:00 |
|
beqzc1.ll
|
|
|
|
beqzc.ll
|
|
|
|
biggot.ll
|
|
|
|
blez_bgez.ll
|
[mips] Make mips64 the default CPU for the mips64 architecture
|
2014-02-20 13:13:33 +00:00 |
|
blockaddr.ll
|
[mips] Make it impossible to have UnknownABI in CodeGen and Integrated Assembler.
|
2014-02-20 14:58:19 +00:00 |
|
br-jmp.ll
|
|
|
|
brconeq.ll
|
|
|
|
brconeqk.ll
|
|
|
|
brconeqz.ll
|
|
|
|
brconge.ll
|
|
|
|
brcongt.ll
|
|
|
|
brconle.ll
|
|
|
|
brconlt.ll
|
|
|
|
brconne.ll
|
|
|
|
brconnek.ll
|
|
|
|
brconnez.ll
|
|
|
|
brdelayslot.ll
|
|
|
|
brind.ll
|
|
|
|
brsize3.ll
|
|
|
|
brsize3a.ll
|
|
|
|
bswap.ll
|
[mips] Check emitted code for llvm.bswap.i32 on MIPS16/MIPS64 and llvm.bswap.i64 on MIPS16.
|
2014-03-31 11:00:04 +00:00 |
|
buildpairextractelementf64.ll
|
Add extra CHECK prefix to tests with explicit prefix
|
2014-02-16 13:28:15 +00:00 |
|
cache-intrinsic.ll
|
Add @llvm.clear_cache builtin
|
2014-03-26 12:52:28 +00:00 |
|
call-optimization.ll
|
|
|
|
check-noat.ll
|
|
|
|
ci2.ll
|
|
|
|
cmov.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
cmplarge.ll
|
|
|
|
const1.ll
|
|
|
|
const4a.ll
|
|
|
|
const6.ll
|
|
|
|
const6a.ll
|
|
|
|
const-mult.ll
|
[mips] Make mips64 the default CPU for the mips64 architecture
|
2014-02-20 13:13:33 +00:00 |
|
constantfp0.ll
|
|
|
|
cprestore.ll
|
|
|
|
ctlz.ll
|
|
|
|
DbgValueOtherTargets.test
|
|
|
|
disable-tail-merge.ll
|
|
|
|
div_rem.ll
|
|
|
|
div.ll
|
|
|
|
divrem.ll
|
|
|
|
divu_remu.ll
|
|
|
|
divu.ll
|
|
|
|
double2int.ll
|
|
|
|
dsp-patterns-cmp-vselect.ll
|
|
|
|
dsp-patterns.ll
|
|
|
|
dsp-r1.ll
|
|
|
|
dsp-r2.ll
|
|
|
|
dsp-vec-load-store.ll
|
|
|
|
eh-dwarf-cfa.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
eh-return32.ll
|
|
|
|
eh-return64.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
eh.ll
|
|
|
|
elf_eflags.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
elf_st_other.ll
|
|
|
|
emit-big-cst.ll
|
|
|
|
ex2.ll
|
|
|
|
extins.ll
|
|
|
|
f16abs.ll
|
|
|
|
fabs.ll
|
Re-commit: [mips] abs.[ds], and neg.[ds] should be allowed regardless of -enable-no-nans-fp-math
|
2014-04-09 09:56:43 +00:00 |
|
fastcc.ll
|
[mips] Forbid the use of registers t6, t7 and t8 if the target is NaCl.
|
2014-02-07 17:16:40 +00:00 |
|
fcopysign-f32-f64.ll
|
[mips] Fix fcopysign for MIPS-IV and add the test.
|
2014-04-14 16:24:12 +00:00 |
|
fcopysign.ll
|
[mips] Fix fcopysign for MIPS-IV and add the test.
|
2014-04-14 16:24:12 +00:00 |
|
fixdfsf.ll
|
|
|
|
fmadd1.ll
|
Re-commit: [mips] abs.[ds], and neg.[ds] should be allowed regardless of -enable-no-nans-fp-math
|
2014-04-09 09:56:43 +00:00 |
|
fneg.ll
|
Re-commit: [mips] abs.[ds], and neg.[ds] should be allowed regardless of -enable-no-nans-fp-math
|
2014-04-09 09:56:43 +00:00 |
|
fp16instrinsmc.ll
|
|
|
|
fp16mix.ll
|
|
|
|
fp16static.ll
|
|
|
|
fp-indexed-ls.ll
|
[mips] Add NaCl target and forbid indexed loads and stores for it
|
2014-02-05 17:19:30 +00:00 |
|
fp-spill-reload.ll
|
|
|
|
fpbr.ll
|
|
|
|
fpneeded.ll
|
|
|
|
fpnotneeded.ll
|
|
|
|
fptr2.ll
|
|
|
|
frame-address.ll
|
|
|
|
frem.ll
|
|
|
|
global-address.ll
|
[mips] Make it impossible to have UnknownABI in CodeGen and Integrated Assembler.
|
2014-02-20 14:58:19 +00:00 |
|
global-pointer-reg.ll
|
|
|
|
gpreg-lazy-binding.ll
|
|
|
|
gprestore.ll
|
|
|
|
helloworld.ll
|
|
|
|
hf1_body.ll
|
|
|
|
hf16_1.ll
|
|
|
|
hf16call32_body.ll
|
|
|
|
hf16call32.ll
|
|
|
|
hfptrcall.ll
|
|
|
|
i32k.ll
|
|
|
|
i64arg.ll
|
|
|
|
imm.ll
|
|
|
|
indirectcall.ll
|
|
|
|
init-array.ll
|
|
|
|
inlineasm64.ll
|
|
|
|
inlineasm_constraint.ll
|
|
|
|
inlineasm-cnstrnt-bad-I-1.ll
|
|
|
|
inlineasm-cnstrnt-bad-J.ll
|
|
|
|
inlineasm-cnstrnt-bad-K.ll
|
|
|
|
inlineasm-cnstrnt-bad-L.ll
|
|
|
|
inlineasm-cnstrnt-bad-N.ll
|
|
|
|
inlineasm-cnstrnt-bad-O.ll
|
|
|
|
inlineasm-cnstrnt-bad-P.ll
|
|
|
|
inlineasm-cnstrnt-reg64.ll
|
|
|
|
inlineasm-cnstrnt-reg.ll
|
|
|
|
inlineasm-operand-code.ll
|
|
|
|
inlineasmmemop.ll
|
|
|
|
int-to-float-conversion.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
internalfunc.ll
|
|
|
|
jtstat.ll
|
|
|
|
l3mc.ll
|
This patch has two main functions:
|
2014-02-14 19:16:39 +00:00 |
|
largeimm1.ll
|
|
|
|
largeimmprinting.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
lazy-binding.ll
|
|
|
|
lb1.ll
|
|
|
|
lbu1.ll
|
|
|
|
lcb2.ll
|
|
|
|
lcb3c.ll
|
|
|
|
lcb4a.ll
|
|
|
|
lcb5.ll
|
|
|
|
lh1.ll
|
|
|
|
lhu1.ll
|
|
|
|
lit.local.cfg
|
|
|
|
llcarry.ll
|
|
|
|
load-store-left-right.ll
|
|
|
|
longbranch.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
machineverifier.ll
|
|
|
|
madd-msub.ll
|
|
|
|
mature-mc-support.ll
|
Re-commit: Demote EmitRawText call in AsmPrinter::EmitInlineAsm() and remove hasRawTextSupport() call
|
2014-02-13 14:44:26 +00:00 |
|
mbrsize4a.ll
|
|
|
|
memcpy.ll
|
|
|
|
micromips-atomic.ll
|
Fixed operand of SC microMIPS instruction.
|
2014-02-28 18:22:56 +00:00 |
|
micromips-jal.ll
|
Fixed issue with microMIPS JAL instruction.
|
2014-03-31 14:00:10 +00:00 |
|
micromips-load-effective-address.ll
|
|
|
|
micromips-long-branch.ll
|
|
|
|
mips16_32_1.ll
|
|
|
|
mips16_32_3.ll
|
|
|
|
mips16_32_4.ll
|
|
|
|
mips16_32_5.ll
|
|
|
|
mips16_32_6.ll
|
|
|
|
mips16_32_7.ll
|
|
|
|
mips16_32_8.ll
|
|
|
|
mips16_32_9.ll
|
|
|
|
mips16_32_10.ll
|
|
|
|
mips16_fpret.ll
|
|
|
|
mips16-hf-attr.ll
|
|
|
|
mips16ex.ll
|
|
|
|
mips16fpe.ll
|
|
|
|
mips64-f128-call.ll
|
|
|
|
mips64-f128.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64-fp-indexed-ls.ll
|
|
|
|
mips64-libcall.ll
|
|
|
|
mips64-sret.ll
|
|
|
|
mips64countleading.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64directive.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64ext.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64extins.ll
|
|
|
|
mips64fpimm0.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64fpldst.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64imm.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64instrs.ll
|
[mips] Fix more incorrect uses of HasMips64 and isMips64()
|
2014-04-14 15:44:42 +00:00 |
|
mips64intldst.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64lea.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64load-store-left-right.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
mips64muldiv.ll
|
[mips] Fix more incorrect uses of HasMips64 and isMips64()
|
2014-04-14 15:44:42 +00:00 |
|
mips64shift.ll
|
|
|
|
mipslopat.ll
|
|
|
|
misha.ll
|
|
|
|
mno-ldc1-sdc1.ll
|
|
|
|
mul.ll
|
|
|
|
mulll.ll
|
|
|
|
mulull.ll
|
|
|
|
nacl-align.ll
|
Moved test file from test/MC/Mips to test/CodeGen/Mips.
|
2014-03-07 22:08:46 +00:00 |
|
nacl-branch-delay.ll
|
[mips] Implement NaCl sandboxing of loads, stores and SP changes:
|
2014-03-10 20:34:23 +00:00 |
|
nacl-reserved-regs.ll
|
[mips] Forbid the use of registers t6, t7 and t8 if the target is NaCl.
|
2014-02-07 17:16:40 +00:00 |
|
neg1.ll
|
|
|
|
nomips16.ll
|
|
|
|
not1.ll
|
|
|
|
null.ll
|
|
|
|
o32_cc_byval.ll
|
|
|
|
o32_cc_vararg.ll
|
|
|
|
o32_cc.ll
|
|
|
|
octeon_popcnt.ll
|
[MIPS] Add cpu octeon and some instructions
|
2014-03-20 11:51:58 +00:00 |
|
octeon.ll
|
[mips] Add more Octeon cnMips instructions
|
2014-04-02 18:40:43 +00:00 |
|
optimize-fp-math.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
optimize-pic-o0.ll
|
Fix regression with -O0 for mips .
|
2014-03-10 16:31:25 +00:00 |
|
or1.ll
|
|
|
|
powif64_16.ll
|
|
|
|
private.ll
|
|
|
|
ra-allocatable.ll
|
|
|
|
rdhwr-directives.ll
|
|
|
|
rem.ll
|
|
|
|
remat-immed-load.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
remu.ll
|
|
|
|
return_address.ll
|
|
|
|
return-vector.ll
|
|
|
|
rotate.ll
|
|
|
|
s2rem.ll
|
|
|
|
sb1.ll
|
|
|
|
sel1c.ll
|
|
|
|
sel2c.ll
|
|
|
|
select.ll
|
|
|
|
selectcc.ll
|
|
|
|
seleq.ll
|
|
|
|
seleqk.ll
|
|
|
|
selgek.ll
|
|
|
|
selgt.ll
|
|
|
|
selle.ll
|
|
|
|
selltk.ll
|
|
|
|
selne.ll
|
|
|
|
selnek.ll
|
|
|
|
selpat.ll
|
|
|
|
selTBteqzCmpi.ll
|
|
|
|
selTBtnezCmpi.ll
|
|
|
|
selTBtnezSlti.ll
|
|
|
|
setcc-se.ll
|
|
|
|
seteq.ll
|
|
|
|
seteqz.ll
|
|
|
|
setge.ll
|
|
|
|
setgek.ll
|
|
|
|
setle.ll
|
|
|
|
setlt.ll
|
|
|
|
setltk.ll
|
|
|
|
setne.ll
|
|
|
|
setuge.ll
|
|
|
|
setugt.ll
|
|
|
|
setule.ll
|
|
|
|
setult.ll
|
|
|
|
setultk.ll
|
|
|
|
sh1.ll
|
|
|
|
shift-parts.ll
|
|
|
|
simplebr.ll
|
|
|
|
sint-fp-store_pattern.ll
|
[mips] MIPS-IV is broadly the same as MIPS64 so duplicate all -mcpu=mips64 tests with -mcpu=mips4 as a starting point
|
2014-04-14 16:00:28 +00:00 |
|
sitofp-selectcc-opt.ll
|
|
|
|
sll1.ll
|
|
|
|
sll2.ll
|
|
|
|
small-section-reserve-gp.ll
|
|
|
|
spill-copy-acreg.ll
|
|
|
|
sr1.ll
|
|
|
|
sra1.ll
|
|
|
|
sra2.ll
|
|
|
|
srl1.ll
|
|
|
|
srl2.ll
|
|
|
|
stack-alignment.ll
|
|
|
|
stackcoloring.ll
|
|
|
|
stacksize.ll
|
|
|
|
stchar.ll
|
|
|
|
stldst.ll
|
|
|
|
sub1.ll
|
|
|
|
sub2.ll
|
|
|
|
swzero.ll
|
|
|
|
tail16.ll
|
|
|
|
tailcall.ll
|
|
|
|
tls16_2.ll
|
|
|
|
tls16.ll
|
|
|
|
tls-alias.ll
|
|
|
|
tls-models.ll
|
|
|
|
tls.ll
|
Add extra CHECK prefix to tests with explicit prefix
|
2014-02-16 13:28:15 +00:00 |
|
tnaked.ll
|
|
|
|
trap1.ll
|
|
|
|
trap.ll
|
|
|
|
uitofp.ll
|
|
|
|
ul1.ll
|
|
|
|
unalignedload.ll
|
|
|
|
vector-load-store.ll
|
|
|
|
vector-setcc.ll
|
|
|
|
weak.ll
|
|
|
|
xor1.ll
|
|
|
|
zeroreg.ll
|
|
|
