6502/ossc
1
0
Fork 0
mirror of https://github.com/marqs85/ossc.git synced 2024-12-28 03:29:24 +00:00
Code Issues Projects Releases Wiki Activity
Open Source Scan Converter
114 Commits 4 Branches 34 Tags 8.1 MiB
C 71.1%
Verilog 12%
Makefile 6%
Assembly 5.4%
Tcl 3%
Other 2.4%
670f515141
Go to file
borti4938 670f515141 various post processing pipeline updates: 
- increase number of pipeline stages for scanline generation
- alternative hybrid strength implementation
- add missing file declaration in qsf
2018-03-06 09:36:21 +01:00
ip scanlines generation via multiplication 2018-02-22 08:11:26 +01:00
rtl various post processing pipeline updates: 2018-03-06 09:36:21 +01:00
software various post processing pipeline updates: 2018-03-06 09:36:21 +01:00
tools Release 0.67. 2016-03-27 23:09:31 +03:00
.gitignore add gitignore 2016-06-12 23:45:52 +03:00
LICENSE
ossc_rtl.project Release 0.69 2016-04-15 22:05:53 +03:00
ossc_sw_bsp.project SD SPI implementation finished 2016-10-21 01:19:53 +03:00
ossc.cof Improve input mode handling 2017-02-07 23:04:30 +02:00
ossc.qpf
ossc.qsf various post processing pipeline updates: 2018-03-06 09:36:21 +01:00
ossc.sdc Update latency tester 2017-10-28 12:10:54 +03:00
ossc.workspace Sync and masking improvements 2017-05-18 23:36:37 +03:00
README.md Update Makefile and README 2017-10-26 00:56:07 +03:00
sys.qsys update to Quartus 17.1 2017-12-07 21:35:08 +02:00
sys.sopcinfo Add 32 step grayramp to test pattern 2018-01-20 22:08:10 +01:00
tools.project Release 0.67. 2016-03-27 23:09:31 +03:00

README.md

Open Source Scan Converter

Open Source Scan Converter is a low-latency video digitizer and scan conversion board designed mainly for connecting retro video game consoles and home computers into modern displays. Please check the wikipage for more detailed description and latest features.

Requirements for building and debugging firmware

  • Hardware

    • OSSC board
    • USB Blaster compatible JTAG debugger, e.g. Terasic Blaster (for FW installation and debugging)
    • micro SD/SDHC card (for FW update via SD card)

  • Software

Architecture

Building software image

  1. Enter BSP directory:
cd software/sys_controller_bsp
  1. (Optionally) edit BSP settings:
nios2-bsp-editor
  1. Generate BSP:
nios2-bsp-generate-files --bsp-dir . --settings settings.bsp

NOTE: the previous step must be done every time after RTL/bitstream is built

  1. Enter software root directory:
cd software/sys_controller
  1. Build SW for target configuration:
make [OPTIONS] [TARGET]

OPTIONS may include following definitions:

  • OSDLANG=JP (Japanese language menu)
  • ENABLE_AUDIO=y (Includes audio setup code for v1.6 PCB / DIY audio add-on board)

TARGET is typically one of the following:

  • all (Default target. Compiles an ELF for direct downloading to Nios2 during testing)
  • generate_hex (Generates a memory initialization file required for bitstream)
  • clean (cleans ELF and intermediate files. Should be invoked every time OPTIONS are changed between compilations, expect with generate_hex where it is done automatically)
  1. Optionally test updated SW by downloading ELF to Nios2 CPU via JTAG (RTL-SW interface in active FW must be compatible new SW BSP configuration)
nios2-download -g --accept-bad-sysid sys_controller.elf

Building RTL / bitstream

  1. Load the project (ossc.qpf) in Quartus
  2. Generate the FPGA bitstream (Processing -> Start Compilation). NOTE: make sure software image (software/sys_controller/mem_init/sys_onchip_memory2_0.hex) is up to date before generating bitstream.
  3. Ensure that there are no severe timing violations by looking into Timing Analyzer report

If only software image is updated, bitstream can be quickly rebuilt by running "Processing->Update Memory Initialization File" and "Processing->Start->Start Assembler" in Quartus.

Installing firmware via JTAG

The bitstream can be either directly programmed into FPGA (volatile method, suitable for quick testing), or into serial flash chip where it is automatically loaded every time FPGA is subsequently powered on (nonvolatile method, suitable for long-term use).

To program FPGA, open Programmer in Quartus, select your USB Blaster device, add configuration file (output_files/ossc.sof) and press Start

To program flash, FPGA configuration file must be first converted into JTAG indirect Configuration file (.jic). Open conversion tool ("File->Convert Programming Files") in Quartus, click "Open Conversion Setup Data", select "ossc.cof" and press Generate. Then open Programmer, add generated file (output_files/ossc.jic) and press Start after which flash is programmed. Installed/updated firmware is activated after power-cycling the board.

Generating SD card image

Bitstream file (Altera propiertary format) must be wrapped with custom header structure (including checksums) so that it can be processed reliably on the CPU. This can be done with included helper application which generates a disk image which can written to a SD card and subsequently loaded on OSSC:

  1. Compile tools/create_fw_img.c
cd tools && gcc create_fw_img.c -o create_fw_img
  1. Generate the firmware image:
./create_fw_img <rbf> <version> [version_suffix]

where

  • <rbf> is RBF format bitstream file (typically ../output_files/ossc.rbf)
  • <version> is version string (e.g. 0.78)
  • version_suffix

Debugging

  1. Rebuild the software in debug mode:
make clean && make APP_CFLAGS_DEBUG_LEVEL="-DDEBUG"

NOTE: Fw update functionality via SD card is disabled in debug builds due to code space limitations. If audio support is enabled on debug build, other functionality needs to be disabled as well.

  1. Program Nios2 CPU via JTAG and open terminal for UART
nios2-download -g --accept-bad-sysid sys_controller.elf && nios2-terminal

Remember to close nios2-terminal after debug session, otherwise any JTAG transactions will hang/fail.