7 Commits

Author	SHA1	Message	Date
Zane Kaminski	c4844b9646	idk	2021-04-11 15:39:19 -04:00
Zane Kaminski	3816ecd0a1	ugh	2021-03-19 02:56:20 -04:00
Zane Kaminski	e5da11855d	Remove old CPLD stuff	2021-03-15 13:40:41 -04:00
Zane Kaminski	f471e04244	New PLD revision ... For write operations, register data is latched and CAS signal becomes in the middle of S6, 70ns before the end of PHI0. This gives more write data setup time, which may be needed on the Apple II with the 1 MHz 6502.	2019-10-18 15:07:38 -04:00
Zane Kaminski	7ea556dd34	Clarified assignments	2019-09-06 17:26:42 -04:00
Zane Kaminski	6b2378f99a	1MB CPLD design seems to work, fails Apple BIST	2019-09-01 21:18:44 -04:00
Zane Kaminski	396cc3c03c	CPLD firmware compiles	2019-08-31 22:55:04 -04:00