Thomas Harte
|
3d160ce85f
|
Add another potential warning.
|
2021-07-30 18:21:38 -04:00 |
|
Thomas Harte
|
b78090ec76
|
Fixes IOPortsAndTimers classification.
|
2021-07-28 19:39:42 -04:00 |
|
Thomas Harte
|
759007ffc1
|
Attempts to route CIA interrupts.
|
2021-07-28 19:36:30 -04:00 |
|
Thomas Harte
|
37a55c3a77
|
Corrects 6526 interrupt control write.
This seems to imply that the 6526 should be interrupting too.
|
2021-07-28 19:26:02 -04:00 |
|
Thomas Harte
|
69ae9d72c8
|
Remove dead non-access.
|
2021-07-27 22:27:20 -04:00 |
|
Thomas Harte
|
604232acd9
|
Establish appropriate word-size mask.
|
2021-07-27 22:23:38 -04:00 |
|
Thomas Harte
|
82205d71cc
|
Breaks up loop for arithmetic simplicity.
|
2021-07-27 21:59:27 -04:00 |
|
Thomas Harte
|
402eab10f8
|
Breaks video output while attempting to pull it into the main loop.
|
2021-07-27 21:33:07 -04:00 |
|
Thomas Harte
|
b6bf4d73ad
|
Blitter-finished bit aside, attempts to complete the Copper.
|
2021-07-27 21:10:14 -04:00 |
|
Thomas Harte
|
5425b5c423
|
Adds some form of WAITing to the Copper.
|
2021-07-27 19:32:55 -04:00 |
|
Thomas Harte
|
29cd8504ca
|
Implements enough Copper to get a first store.
|
2021-07-27 19:06:16 -04:00 |
|
Thomas Harte
|
3544746934
|
Modifies interface, starts on scheduler.
Probably corrects the pixel clock, which I think was scaled up by a factor of 4.
|
2021-07-27 16:41:18 -04:00 |
|
Thomas Harte
|
d8f814f1c4
|
If I'm going to push only a single colour, might as well make it fast.
|
2021-07-26 21:19:43 -04:00 |
|
Thomas Harte
|
a43175125a
|
Assuming I'm going to keep this synchronous, extends function signature.
|
2021-07-26 20:13:06 -04:00 |
|
Thomas Harte
|
1d03bc560a
|
Stores the colour palette, uses entry 0 as my new always output.
|
2021-07-26 18:59:11 -04:00 |
|
Thomas Harte
|
3832acf6e3
|
Produces a static white box, at least.
|
2021-07-26 18:51:01 -04:00 |
|
Thomas Harte
|
7894b50321
|
Starts towards an actual pixel output loop.
|
2021-07-26 18:44:20 -04:00 |
|
Thomas Harte
|
ffded619e6
|
Returns track 0 found, as a guess.
|
2021-07-26 18:44:01 -04:00 |
|
Thomas Harte
|
bcb7bb5cce
|
Improves logging further.
To investigate the new perpetual loop.
|
2021-07-26 17:02:30 -04:00 |
|
Thomas Harte
|
87dcd82f69
|
Makes a first attempt at some sort of interrupt functionality.
|
2021-07-26 16:40:42 -04:00 |
|
Thomas Harte
|
e671cc6056
|
Add stubs for joystick/mouse querying.
|
2021-07-26 16:21:51 -04:00 |
|
Thomas Harte
|
5da89b88a6
|
Add missing space.
|
2021-07-25 22:17:55 -04:00 |
|
Thomas Harte
|
5d60c1f20b
|
Stubs in Paula.
|
2021-07-25 22:16:31 -04:00 |
|
Thomas Harte
|
7fd00165c9
|
Switch to [hard-coded] PAL, for now.
In the hope that I get to see some graphics soon, this should better conform to my expectations.
|
2021-07-25 20:41:51 -04:00 |
|
Thomas Harte
|
34d4420e8c
|
Correct reading of top byte of counter 2.
|
2021-07-25 20:41:15 -04:00 |
|
Thomas Harte
|
20da194fab
|
Log slightly more accurately.
|
2021-07-25 19:59:24 -04:00 |
|
Thomas Harte
|
8d2d4c850f
|
Revoke temporary debugging.
|
2021-07-25 19:59:10 -04:00 |
|
Thomas Harte
|
b7bed027d7
|
Ensures the value initially loaded to A7 is aligned.
This is a bit of a guess; it's likely to be true though per the rule that A7 is always kept aligned.
|
2021-07-25 19:55:23 -04:00 |
|
Thomas Harte
|
fcd6b7b0ea
|
Takes further aim at the conters.
I think test cases are needed, probably.
|
2021-07-24 16:06:49 -04:00 |
|
Thomas Harte
|
ceca32ceb3
|
Takes a guess at one-shot mode.
|
2021-07-24 15:53:18 -04:00 |
|
Thomas Harte
|
e3bb9fc1d7
|
Increase logging.
|
2021-07-23 23:10:00 -04:00 |
|
Thomas Harte
|
77a8ddb95c
|
Edges towards working counters.
|
2021-07-23 22:43:47 -04:00 |
|
Thomas Harte
|
c733a4dbf8
|
Beefs up interrupt awareness.
|
2021-07-23 21:58:52 -04:00 |
|
Thomas Harte
|
d898a43dff
|
Implements time-of-day counters, provisionally.
Interrupts to do.
|
2021-07-23 21:24:07 -04:00 |
|
Thomas Harte
|
6216d53b1a
|
Adds a faster flushing HalfCycles -> Cycles conversion.
|
2021-07-23 20:07:57 -04:00 |
|
Thomas Harte
|
86c30769d9
|
Add a divide-by-ten for the CIAs.
|
2021-07-23 19:25:53 -04:00 |
|
Thomas Harte
|
956a6dbd64
|
Improve commentary.
|
2021-07-23 19:23:54 -04:00 |
|
Thomas Harte
|
68fe19818e
|
Expose more information about the E clock state.
|
2021-07-23 19:22:00 -04:00 |
|
Thomas Harte
|
de208ead4e
|
Stubs in enough to get back into a persistent loop.
|
2021-07-22 22:00:53 -04:00 |
|
Thomas Harte
|
69d62560b4
|
Adds comment to avoid potential future error.
|
2021-07-22 22:00:33 -04:00 |
|
Thomas Harte
|
87d2fc1491
|
Adds enough raster position to return something.
|
2021-07-22 21:45:51 -04:00 |
|
Thomas Harte
|
2bc9af09e1
|
Factors out the chipset.
|
2021-07-22 21:16:23 -04:00 |
|
Thomas Harte
|
26f4758523
|
Makes a further accommodation for PermitRead/Write.
|
2021-07-22 21:11:25 -04:00 |
|
Thomas Harte
|
6123349b79
|
Stubs in control registers and disables exit-on-miss.
I think I may be running up against the limits of stubbing now. Probably time to implement some stuff.
|
2021-07-22 19:28:01 -04:00 |
|
Thomas Harte
|
d1ac54fe92
|
Stubs in sprite containers.
|
2021-07-22 19:00:26 -04:00 |
|
Thomas Harte
|
9468adf737
|
Stubs in Copper addresses.
|
2021-07-22 18:51:23 -04:00 |
|
Thomas Harte
|
e85db40b0f
|
Sketches out a blitter class.
|
2021-07-22 18:43:07 -04:00 |
|
Thomas Harte
|
b3d55cc16d
|
Adds non-committal reads for some write-only registers.
The hardware now proceeds to trying to talk to the Blitter. So that's next.
|
2021-07-22 16:10:30 -04:00 |
|
Thomas Harte
|
56b62a5e49
|
Adds a dummy interrupt control register.
|
2021-07-22 16:09:32 -04:00 |
|
Thomas Harte
|
3ee1fc544f
|
Fix: (1) memory base adjustment; (2) out-of-bounds writes.
|
2021-07-21 21:49:20 -04:00 |
|