Thomas Harte
|
6210605bc7
|
Transfers full TOD responsibility onto the chip-specific templates.
|
2021-08-03 19:10:09 -04:00 |
|
Thomas Harte
|
0245b040b0
|
Splits TOD storage by model.
TOD storage will probably end up being a full-on class.
|
2021-08-03 18:50:58 -04:00 |
|
Thomas Harte
|
34c1cc5693
|
Adds entry points for all remaining tests.
Failing now: the TB123s, which are TOD related, both CIA2 tests, and CIA1TAB (which I think needs me to implement Port B output toggling).
|
2021-08-03 17:19:35 -04:00 |
|
Thomas Harte
|
8795719c18
|
This counts reloads, most accurately.
|
2021-08-03 17:12:08 -04:00 |
|
Thomas Harte
|
6bbbf43341
|
At least attempts to chain correctly.
|
2021-08-03 17:03:58 -04:00 |
|
Thomas Harte
|
f0ef45f0ca
|
Introduces two further tests.
|
2021-08-03 16:58:51 -04:00 |
|
Thomas Harte
|
ee6039bfa5
|
Writes to a timer _during reload_ now have effect.
Net: one CIA test passed.
|
2021-08-03 16:57:05 -04:00 |
|
Thomas Harte
|
ef58ce6277
|
Gets a bit more rigorous about the clocking stage.
Albeit without advancing relative to the test.
|
2021-08-02 21:04:00 -04:00 |
|
Thomas Harte
|
15de5e98c4
|
Adds [partial] test for whether counters are linked.
|
2021-08-02 20:17:37 -04:00 |
|
Thomas Harte
|
38848ca2db
|
Rationalises reload logic and cuts storage.
Failure point is now chaining, I think.
|
2021-08-02 20:14:01 -04:00 |
|
Thomas Harte
|
77c627e822
|
Ensure that reading the interrupt flags really clears the master bit.
Also makes some guesses on one-shot and reload timing. Alas the test isn't in itself specific enough to be more systematic here.
|
2021-08-02 07:47:08 -04:00 |
|
Thomas Harte
|
c640132699
|
Reinstates clocking.
|
2021-08-01 21:35:08 -04:00 |
|
Thomas Harte
|
60b09d9bb0
|
Increases compile-time logging options.
|
2021-08-01 21:22:33 -04:00 |
|
Thomas Harte
|
57dd38aef2
|
Reintroduces reload-on-off, adds interrupt delay.
|
2021-08-01 21:09:02 -04:00 |
|
Thomas Harte
|
460a6cb6fe
|
Attempts a more literal implementation.
|
2021-08-01 18:14:10 -04:00 |
|
Thomas Harte
|
26aaddaa33
|
Adds further documentation.
|
2021-07-30 21:34:22 -04:00 |
|
Thomas Harte
|
e51151e558
|
Adds readme related to C64 ROMs.
Necessary for the Lorenz 6526 tests. I've no current plans to work on the C64.
|
2021-07-30 21:23:12 -04:00 |
|
Thomas Harte
|
f576baf214
|
I'm not yet sure this is the best approach, but starts trying to make use of Lorenz's 6526 tests.
|
2021-07-30 21:21:16 -04:00 |
|
Thomas Harte
|
5c1ac05170
|
Add documentation.
|
2021-07-30 21:20:45 -04:00 |
|
Thomas Harte
|
1bae4973bc
|
Post the serial control write onwards.
|
2021-07-30 18:24:27 -04:00 |
|
Thomas Harte
|
3d9f86c584
|
Begins keyboard sketches and notes.
|
2021-07-30 18:23:15 -04:00 |
|
Thomas Harte
|
3514e537ca
|
Minor logging tweaks.
|
2021-07-30 18:22:59 -04:00 |
|
Thomas Harte
|
3d160ce85f
|
Add another potential warning.
|
2021-07-30 18:21:38 -04:00 |
|
Thomas Harte
|
b78090ec76
|
Fixes IOPortsAndTimers classification.
|
2021-07-28 19:39:42 -04:00 |
|
Thomas Harte
|
759007ffc1
|
Attempts to route CIA interrupts.
|
2021-07-28 19:36:30 -04:00 |
|
Thomas Harte
|
37a55c3a77
|
Corrects 6526 interrupt control write.
This seems to imply that the 6526 should be interrupting too.
|
2021-07-28 19:26:02 -04:00 |
|
Thomas Harte
|
69ae9d72c8
|
Remove dead non-access.
|
2021-07-27 22:27:20 -04:00 |
|
Thomas Harte
|
604232acd9
|
Establish appropriate word-size mask.
|
2021-07-27 22:23:38 -04:00 |
|
Thomas Harte
|
82205d71cc
|
Breaks up loop for arithmetic simplicity.
|
2021-07-27 21:59:27 -04:00 |
|
Thomas Harte
|
402eab10f8
|
Breaks video output while attempting to pull it into the main loop.
|
2021-07-27 21:33:07 -04:00 |
|
Thomas Harte
|
b6bf4d73ad
|
Blitter-finished bit aside, attempts to complete the Copper.
|
2021-07-27 21:10:14 -04:00 |
|
Thomas Harte
|
5425b5c423
|
Adds some form of WAITing to the Copper.
|
2021-07-27 19:32:55 -04:00 |
|
Thomas Harte
|
29cd8504ca
|
Implements enough Copper to get a first store.
|
2021-07-27 19:06:16 -04:00 |
|
Thomas Harte
|
3544746934
|
Modifies interface, starts on scheduler.
Probably corrects the pixel clock, which I think was scaled up by a factor of 4.
|
2021-07-27 16:41:18 -04:00 |
|
Thomas Harte
|
d8f814f1c4
|
If I'm going to push only a single colour, might as well make it fast.
|
2021-07-26 21:19:43 -04:00 |
|
Thomas Harte
|
a43175125a
|
Assuming I'm going to keep this synchronous, extends function signature.
|
2021-07-26 20:13:06 -04:00 |
|
Thomas Harte
|
1d03bc560a
|
Stores the colour palette, uses entry 0 as my new always output.
|
2021-07-26 18:59:11 -04:00 |
|
Thomas Harte
|
3832acf6e3
|
Produces a static white box, at least.
|
2021-07-26 18:51:01 -04:00 |
|
Thomas Harte
|
7894b50321
|
Starts towards an actual pixel output loop.
|
2021-07-26 18:44:20 -04:00 |
|
Thomas Harte
|
ffded619e6
|
Returns track 0 found, as a guess.
|
2021-07-26 18:44:01 -04:00 |
|
Thomas Harte
|
bcb7bb5cce
|
Improves logging further.
To investigate the new perpetual loop.
|
2021-07-26 17:02:30 -04:00 |
|
Thomas Harte
|
87dcd82f69
|
Makes a first attempt at some sort of interrupt functionality.
|
2021-07-26 16:40:42 -04:00 |
|
Thomas Harte
|
e671cc6056
|
Add stubs for joystick/mouse querying.
|
2021-07-26 16:21:51 -04:00 |
|
Thomas Harte
|
5da89b88a6
|
Add missing space.
|
2021-07-25 22:17:55 -04:00 |
|
Thomas Harte
|
5d60c1f20b
|
Stubs in Paula.
|
2021-07-25 22:16:31 -04:00 |
|
Thomas Harte
|
7fd00165c9
|
Switch to [hard-coded] PAL, for now.
In the hope that I get to see some graphics soon, this should better conform to my expectations.
|
2021-07-25 20:41:51 -04:00 |
|
Thomas Harte
|
34d4420e8c
|
Correct reading of top byte of counter 2.
|
2021-07-25 20:41:15 -04:00 |
|
Thomas Harte
|
20da194fab
|
Log slightly more accurately.
|
2021-07-25 19:59:24 -04:00 |
|
Thomas Harte
|
8d2d4c850f
|
Revoke temporary debugging.
|
2021-07-25 19:59:10 -04:00 |
|
Thomas Harte
|
b7bed027d7
|
Ensures the value initially loaded to A7 is aligned.
This is a bit of a guess; it's likely to be true though per the rule that A7 is always kept aligned.
|
2021-07-25 19:55:23 -04:00 |
|