 Adrian Conlon
|
a2ff55afea
|
Expand label usage
|
2026-09-13 14:21:24 +01:00 |
|
|
Adrian Conlon
|
c02af90974
|
Add ZX-81 symbols and a skeletal Z80 symbol parser
|
2026-09-13 13:43:10 +01:00 |
|
|
Adrian Conlon
|
5fc75e2c70
|
Update unit test packages
|
2026-09-12 16:23:52 +01:00 |
|
|
Adrian Conlon
|
8b10bc575d
|
Correct Z80 NMI assertion and reset test
|
2026-09-11 21:29:21 +01:00 |
|
|
Adrian Conlon
|
53f0b74014
|
More reset tweaks
|
2026-09-11 15:32:38 +01:00 |
|
|
Adrian Conlon
|
db02f57c3b
|
Tidy disassembled pin states in priority order
|
2026-09-11 08:46:11 +01:00 |
|
|
Adrian Conlon
|
293bc898d3
|
NMI should only be raised by exernal hardware. It's an input pin.
|
2026-09-06 23:07:51 +01:00 |
|
|
Adrian Conlon
|
e0516b6552
|
Update nuget components
|
2026-09-03 19:07:20 +01:00 |
|
|
Adrian Conlon
|
c60551212a
|
Fix Z80 for latest singlestep tests
|
2026-07-21 10:26:12 +01:00 |
|
|
Adrian Conlon
|
ade1ed9ae7
|
z80 sudoku
|
2026-07-17 10:56:57 +01:00 |
|
|
Adrian Conlon
|
b2be613cc3
|
Well, there you go. Historic bug in my CPM/BDOS character output.
|
2026-06-16 06:52:30 +01:00 |
|
|
Adrian Conlon
|
25dcb0c4c0
|
More straightforward to read test harness results
|
2026-06-14 21:53:56 +01:00 |
|
|
Adrian Conlon
|
d67c03b18f
|
Open up some of the Z80 flag manipulation. Who knows? It be handy in ZX Spectrum tape loading implementation?
|
2026-06-12 21:52:46 +01:00 |
|
|
Adrian Conlon
|
33d15e5e07
|
Unimplemented == fail
|
2026-06-11 22:34:02 +01:00 |
|
|
Adrian Conlon
|
39561437e9
|
More performance improvements
|
2026-06-10 17:26:26 +01:00 |
|
|
Adrian Conlon
|
552de802fe
|
Performance changes (mainly for Z80)
|
2026-06-10 15:23:19 +01:00 |
|
|
Adrian Conlon
|
2d145ec023
|
No need for bus read/write events with cycle accurate cpu read/write events
|
2026-05-29 10:17:40 +01:00 |
|
|
Adrian Conlon
|
110c68a54e
|
Some small consistency changes. Interesting!
|
2026-05-28 18:01:33 +01:00 |
|
|
Adrian Conlon
|
c191639a24
|
Simplify some exception throwing logic
|
2026-05-26 21:00:47 +01:00 |
|
|
Adrian Conlon
|
ec59b422b9
|
Simplify PC increment/decrement a little
|
2026-05-21 16:35:20 +01:00 |
|
|
Adrian Conlon
|
37fc258d47
|
Some simplifications
|
2026-05-21 11:57:52 +01:00 |
|
|
Adrian Conlon
|
291266e4fc
|
Assert that which needs to be checked, but not thrown
|
2026-05-21 10:00:57 +01:00 |
|
|
Adrian Conlon
|
7beef7569b
|
Move Z80 single step tests to be proper unit tests
|
2026-05-19 19:37:52 +01:00 |
|
|
Adrian Conlon
|
67d96d82c9
|
Simplify some calls
|
2026-05-19 15:04:09 +01:00 |
|
|
Adrian Conlon
|
608fbb55fb
|
Couple of small tidy ups
|
2026-05-18 20:46:42 +01:00 |
|
|
Adrian Conlon
|
98169fd6b8
|
Fix Z80 halt implementation
|
2026-05-18 20:06:57 +01:00 |
|
|
Adrian Conlon
|
741feb4342
|
Performance change: avoid dropping Bus.Data return values
|
2026-05-18 17:28:41 +01:00 |
|
|
Adrian Conlon
|
bc39c230d1
|
Add an extra Z80 interrupt test
|
2026-05-17 21:31:01 +01:00 |
|
|
Adrian Conlon
|
e9603b0e08
|
Add Z80 interrupt and pin tests
|
2026-05-17 20:48:22 +01:00 |
|
|
Adrian Conlon
|
1876a0d1f0
|
Fix IM2 again!
|
2026-05-17 19:24:55 +01:00 |
|
|
Adrian Conlon
|
9a011b3c57
|
Start implementing HD6309. Introduction of 32-bit operations has forced me to rename some of "Word" methods to better indicate size
|
2026-05-16 21:10:23 +01:00 |
|
|
Adrian Conlon
|
e0fffdaa5e
|
Some performance improvements. About 50Mhz for Z80 emulator. 275Mhz to 325Mhz. Interesting.
|
2026-05-16 11:09:03 +01:00 |
|
|
Adrian Conlon
|
ac200d7f76
|
Simplify ignored return value handling
|
2026-05-12 22:21:13 +01:00 |
|
|
Adrian Conlon
|
2bb004598e
|
Simplify parity adjustment in block IO repeat code.
|
2026-05-03 11:37:02 +01:00 |
|
|
Adrian Conlon
|
88d4ab5126
|
Fix final 4 opcodes for 100% harte singlestep test compatibility. hurrah!
|
2026-05-03 11:27:14 +01:00 |
|
|
Adrian Conlon
|
69a0865ee9
|
Start work towards WDC 65C02 implementation
|
2026-05-02 17:02:36 +01:00 |
|
|
Adrian Conlon
|
de12029c13
|
Speedup Z80 by encouraging runtime inlining of code
|
2026-04-20 18:56:05 +01:00 |
|
|
Adrian Conlon
|
699791f7a4
|
Simplify intermediate 16-bit register usage
|
2026-04-16 13:47:24 +01:00 |
|
|
Adrian Conlon
|
53e33b9eef
|
Some simplifications
|
2026-04-07 12:02:31 +01:00 |
|
|
Adrian Conlon
|
bb626b9e9e
|
Simplify some memory update calls
|
2026-03-27 18:19:08 +00:00 |
|
|
Adrian Conlon
|
45a57eea86
|
Coupld of small readability changes
|
2026-03-21 09:49:09 +00:00 |
|
|
Adrian Conlon
|
dcd98e5eb7
|
Simplify Z80 IM2 implementation
|
2026-03-20 09:55:40 +00:00 |
|
|
Adrian Conlon
|
a8ef9aa7db
|
simplification and unification of build stuff
|
2026-02-16 11:15:58 +00:00 |
|
|
Adrian Conlon
|
e1bf58afbc
|
More sharing of concepts between all Intel style processors
|
2026-01-03 23:17:30 +00:00 |
|
|
Adrian Conlon
|
1dfd9621a1
|
Share some more common code between Intel style procesors
|
2025-10-15 19:46:10 +01:00 |
|
|
Adrian Conlon
|
ceacac4741
|
Fix up some oddities in the EightBit library
|
2025-10-06 13:44:31 +01:00 |
|
|
Adrian Conlon
|
3ca62c908c
|
Simplify Z80 pn-handling a little
|
2025-09-11 08:34:24 +01:00 |
|
|
Adrian Conlon
|
2bd50e5cd2
|
Fix the single step checker a little
|
2025-08-25 23:57:52 +01:00 |
|
|
Adrian Conlon
|
17a2b99d6c
|
Remove all cycle accurate processing
|
2025-08-25 23:56:27 +01:00 |
|
|
Adrian Conlon
|
eb23fbe44c
|
Correction: the least significant bit is *not* zeroed by an IM 2 interrupt
|
2025-08-12 17:19:55 +01:00 |
|