2002-12-28 20:32:54 +00:00
|
|
|
//===- X86RegisterInfo.h - X86 Register Information Impl --------*- C++ -*-===//
|
2005-04-21 23:38:14 +00:00
|
|
|
//
|
2003-10-21 15:17:13 +00:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
2007-12-29 20:36:04 +00:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
2005-04-21 23:38:14 +00:00
|
|
|
//
|
2003-10-21 15:17:13 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
2002-10-25 22:55:53 +00:00
|
|
|
//
|
2008-02-10 18:45:23 +00:00
|
|
|
// This file contains the X86 implementation of the TargetRegisterInfo class.
|
2002-10-25 22:55:53 +00:00
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef X86REGISTERINFO_H
|
|
|
|
#define X86REGISTERINFO_H
|
|
|
|
|
2008-02-10 18:45:23 +00:00
|
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
2011-06-27 18:32:37 +00:00
|
|
|
|
|
|
|
#define GET_REGINFO_HEADER
|
|
|
|
#include "X86GenRegisterInfo.inc"
|
2002-12-25 05:06:43 +00:00
|
|
|
|
2003-11-11 22:41:34 +00:00
|
|
|
namespace llvm {
|
2006-09-05 02:12:02 +00:00
|
|
|
class Type;
|
|
|
|
class TargetInstrInfo;
|
2006-09-08 06:48:29 +00:00
|
|
|
class X86TargetMachine;
|
2003-11-11 22:41:34 +00:00
|
|
|
|
2006-11-05 19:31:28 +00:00
|
|
|
class X86RegisterInfo : public X86GenRegisterInfo {
|
|
|
|
public:
|
2006-09-08 06:48:29 +00:00
|
|
|
X86TargetMachine &TM;
|
2006-09-05 02:12:02 +00:00
|
|
|
const TargetInstrInfo &TII;
|
2006-11-05 19:31:28 +00:00
|
|
|
|
2006-09-08 06:48:29 +00:00
|
|
|
private:
|
|
|
|
/// Is64Bit - Is the target 64-bits.
|
2007-10-01 23:44:33 +00:00
|
|
|
///
|
2006-09-08 06:48:29 +00:00
|
|
|
bool Is64Bit;
|
|
|
|
|
2008-03-22 21:04:01 +00:00
|
|
|
/// IsWin64 - Is the target on of win64 flavours
|
|
|
|
///
|
|
|
|
bool IsWin64;
|
|
|
|
|
2006-09-08 06:48:29 +00:00
|
|
|
/// SlotSize - Stack slot size in bytes.
|
2007-10-01 23:44:33 +00:00
|
|
|
///
|
2006-09-08 06:48:29 +00:00
|
|
|
unsigned SlotSize;
|
|
|
|
|
|
|
|
/// StackPtr - X86 physical register used as stack ptr.
|
2007-10-01 23:44:33 +00:00
|
|
|
///
|
2006-09-08 06:48:29 +00:00
|
|
|
unsigned StackPtr;
|
|
|
|
|
|
|
|
/// FramePtr - X86 physical register used as frame ptr.
|
2007-10-01 23:44:33 +00:00
|
|
|
///
|
2006-09-08 06:48:29 +00:00
|
|
|
unsigned FramePtr;
|
|
|
|
|
|
|
|
public:
|
|
|
|
X86RegisterInfo(X86TargetMachine &tm, const TargetInstrInfo &tii);
|
2002-12-25 05:06:43 +00:00
|
|
|
|
2007-08-29 19:01:20 +00:00
|
|
|
/// getX86RegNum - Returns the native X86 register number for the given LLVM
|
|
|
|
/// register identifier.
|
2008-04-16 20:10:13 +00:00
|
|
|
static unsigned getX86RegNum(unsigned RegNo);
|
2007-08-29 19:01:20 +00:00
|
|
|
|
2011-05-24 16:57:53 +00:00
|
|
|
// FIXME: This should be tablegen'd like getDwarfRegNum is
|
|
|
|
int getSEHRegNum(unsigned i) const;
|
|
|
|
|
2011-06-30 23:20:32 +00:00
|
|
|
/// getCompactUnwindRegNum - This function maps the register to the number for
|
|
|
|
/// compact unwind encoding. Return -1 if the register isn't valid.
|
2011-07-06 20:33:48 +00:00
|
|
|
int getCompactUnwindRegNum(unsigned RegNum, bool isEH) const;
|
2011-06-30 23:20:32 +00:00
|
|
|
|
2002-12-28 20:32:54 +00:00
|
|
|
/// Code Generation virtual methods...
|
2008-01-04 23:57:37 +00:00
|
|
|
///
|
2008-10-27 07:14:50 +00:00
|
|
|
|
2009-07-18 02:10:10 +00:00
|
|
|
/// getMatchingSuperRegClass - Return a subclass of the specified register
|
|
|
|
/// class A so that each register in it has a sub-register of the
|
|
|
|
/// specified sub-register index which is in the specified register class B.
|
|
|
|
virtual const TargetRegisterClass *
|
|
|
|
getMatchingSuperRegClass(const TargetRegisterClass *A,
|
|
|
|
const TargetRegisterClass *B, unsigned Idx) const;
|
|
|
|
|
2011-10-05 20:26:33 +00:00
|
|
|
virtual const TargetRegisterClass *
|
|
|
|
getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const;
|
|
|
|
|
2011-04-26 18:52:33 +00:00
|
|
|
const TargetRegisterClass*
|
|
|
|
getLargestLegalSuperClass(const TargetRegisterClass *RC) const;
|
|
|
|
|
2009-02-06 17:43:24 +00:00
|
|
|
/// getPointerRegClass - Returns a TargetRegisterClass used for pointer
|
|
|
|
/// values.
|
2009-07-29 20:31:52 +00:00
|
|
|
const TargetRegisterClass *getPointerRegClass(unsigned Kind = 0) const;
|
2009-02-06 17:43:24 +00:00
|
|
|
|
2008-10-27 07:14:50 +00:00
|
|
|
/// getCrossCopyRegClass - Returns a legal register class to copy a register
|
|
|
|
/// in the specified class to or from. Returns NULL if it is possible to copy
|
|
|
|
/// between a two registers of the specified class.
|
2007-09-26 21:31:07 +00:00
|
|
|
const TargetRegisterClass *
|
|
|
|
getCrossCopyRegClass(const TargetRegisterClass *RC) const;
|
|
|
|
|
2011-03-07 21:56:36 +00:00
|
|
|
unsigned getRegPressureLimit(const TargetRegisterClass *RC,
|
|
|
|
MachineFunction &MF) const;
|
|
|
|
|
2007-01-02 21:33:40 +00:00
|
|
|
/// getCalleeSavedRegs - Return a null-terminated list of all of the
|
2006-05-18 00:12:58 +00:00
|
|
|
/// callee-save registers on this target.
|
2007-07-14 14:06:15 +00:00
|
|
|
const unsigned *getCalleeSavedRegs(const MachineFunction* MF = 0) const;
|
2012-01-17 22:47:01 +00:00
|
|
|
const uint32_t *getCallPreservedMask(CallingConv::ID) const;
|
2006-05-18 00:12:58 +00:00
|
|
|
|
2007-02-19 21:49:54 +00:00
|
|
|
/// getReservedRegs - Returns a bitset indexed by physical register number
|
|
|
|
/// indicating if a register is a special register that has particular uses and
|
|
|
|
/// should be considered unavailable at all times, e.g. SP, RA. This is used by
|
|
|
|
/// register scavenger to determine what registers are free.
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
|
2010-01-19 18:31:11 +00:00
|
|
|
bool canRealignStack(const MachineFunction &MF) const;
|
|
|
|
|
2008-04-23 18:15:48 +00:00
|
|
|
bool needsStackRealignment(const MachineFunction &MF) const;
|
|
|
|
|
2010-07-20 06:52:21 +00:00
|
|
|
bool hasReservedSpillSlot(const MachineFunction &MF, unsigned Reg,
|
2009-07-09 06:53:48 +00:00
|
|
|
int &FrameIdx) const;
|
|
|
|
|
2004-02-14 19:49:54 +00:00
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
|
|
MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MI) const;
|
2002-12-13 09:54:12 +00:00
|
|
|
|
2010-08-26 23:32:16 +00:00
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator MI,
|
|
|
|
int SPAdj, RegScavenger *RS = NULL) const;
|
2002-11-20 18:59:43 +00:00
|
|
|
|
2006-03-28 13:48:33 +00:00
|
|
|
// Debug information queries.
|
2009-11-12 21:00:03 +00:00
|
|
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
2010-11-15 00:06:54 +00:00
|
|
|
unsigned getStackRegister() const { return StackPtr; }
|
|
|
|
// FIXME: Move to FrameInfok
|
|
|
|
unsigned getSlotSize() const { return SlotSize; }
|
|
|
|
|
2007-02-21 22:54:50 +00:00
|
|
|
// Exception handling queries.
|
|
|
|
unsigned getEHExceptionRegister() const;
|
|
|
|
unsigned getEHHandlerRegister() const;
|
2002-10-25 22:55:53 +00:00
|
|
|
};
|
|
|
|
|
2006-05-05 05:40:20 +00:00
|
|
|
// getX86SubSuperRegister - X86 utility function. It returns the sub or super
|
|
|
|
// register of a specific X86 register.
|
2009-08-10 22:56:29 +00:00
|
|
|
// e.g. getX86SubSuperRegister(X86::EAX, EVT::i16) return X86:AX
|
|
|
|
unsigned getX86SubSuperRegister(unsigned, EVT, bool High=false);
|
2006-05-05 05:40:20 +00:00
|
|
|
|
2003-11-11 22:41:34 +00:00
|
|
|
} // End llvm namespace
|
|
|
|
|
2002-10-25 22:55:53 +00:00
|
|
|
#endif
|