Evan Cheng
|
6762d91c05
|
Add fake v7 itineraries for now.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@76612 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-07-21 18:54:14 +00:00 |
|
Evan Cheng
|
34a0fa362d
|
Add a Thumb2 instruction flag to that indicates whether the instruction can be transformed to 16-bit variant.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@74988 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-07-08 01:46:35 +00:00 |
|
Evan Cheng
|
8557c2bcb8
|
Latency information for ARM v6. It's rough and not yet hooked up. Right now we are only using branch latency to determine if-conversion limits.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@73747 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-06-19 01:51:50 +00:00 |
|
Anton Korobeynikov
|
fbbf1eeccf
|
Separate V6 from V6T2 since the latter has some extra nice instructions
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@73085 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-06-08 21:20:36 +00:00 |
|
Anton Korobeynikov
|
d4022c3fbb
|
Add placeholder for thumb2 stuff
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@72593 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-05-29 23:41:08 +00:00 |
|
Anton Korobeynikov
|
6d7d2aa38a
|
Add ARMv7 architecture, Cortex processors and different FPU modes handling.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@72337 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-05-23 19:51:43 +00:00 |
|
Bob Wilson
|
1f595bb429
|
Use CallConvLower.h and TableGen descriptions of the calling conventions
for ARM. Patch by Sandeep Patel.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@69371 91177308-0d34-0410-b5e6-96231b3b80d8
|
2009-04-17 19:07:39 +00:00 |
|
Evan Cheng
|
027fdbe3ba
|
Move target independent td files from lib/Target/ to include/llvm/Target so they can be distributed along with the header files.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@59953 91177308-0d34-0410-b5e6-96231b3b80d8
|
2008-11-24 07:34:46 +00:00 |
|
Evan Cheng
|
d87293ce78
|
Remove opcode from instruction TS flags; add MOVCC support; fix addrmode3 encoding bug.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@58800 91177308-0d34-0410-b5e6-96231b3b80d8
|
2008-11-06 08:47:38 +00:00 |
|
Evan Cheng
|
edda31c412
|
Restructure ARM code emitter to use instruction formats instead of addressing modes to determine how to encode instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@58764 91177308-0d34-0410-b5e6-96231b3b80d8
|
2008-11-05 18:35:52 +00:00 |
|
Chris Lattner
|
4ee451de36
|
Remove attribution from file headers, per discussion on llvmdev.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@45418 91177308-0d34-0410-b5e6-96231b3b80d8
|
2007-12-29 20:36:04 +00:00 |
|
Evan Cheng
|
0ff94f7fcc
|
Initial JIT support for ARM by Raul Fernandes Herbster.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40887 91177308-0d34-0410-b5e6-96231b3b80d8
|
2007-08-07 01:37:15 +00:00 |
|
Lauro Ramos Venancio
|
a8e9562906
|
Add a processor.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36765 91177308-0d34-0410-b5e6-96231b3b80d8
|
2007-05-04 22:16:30 +00:00 |
|
Evan Cheng
|
a8e2989ece
|
ARM backend contribution from Apple.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@33353 91177308-0d34-0410-b5e6-96231b3b80d8
|
2007-01-19 07:51:42 +00:00 |
|
Evan Cheng
|
0f3ac8d8d4
|
getCalleeSaveRegs and getCalleeSaveRegClasses are no long TableGen'd.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@28378 91177308-0d34-0410-b5e6-96231b3b80d8
|
2006-05-18 00:12:58 +00:00 |
|
Evan Cheng
|
c01d497255
|
Remove PointerType from class Target
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@28368 91177308-0d34-0410-b5e6-96231b3b80d8
|
2006-05-17 21:20:27 +00:00 |
|
Rafael Espindola
|
7bc59bc395
|
added a skeleton of the ARM backend
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@28301 91177308-0d34-0410-b5e6-96231b3b80d8
|
2006-05-14 22:18:28 +00:00 |
|