| .. |
|
AsmParser
|
This patch introduces RegisterOperand class into Mips FPU instruction definitions and adds dedicated parser methods to MipsAsmParser. It is the first in a series of patches that should fix the problems with parsing Mips FPU instructions and optimize the code in MipsAsmParser.
|
2013-06-24 10:05:34 +00:00 |
|
Disassembler
|
[Mips Disassembler] Have the DecodeCCRRegisterClass function use the getReg
|
2013-06-26 22:23:32 +00:00 |
|
InstPrinter
|
|
|
|
MCTargetDesc
|
Mips ELF: Mark object file as ABI compliant
|
2013-06-18 19:47:15 +00:00 |
|
TargetInfo
|
|
|
|
CMakeLists.txt
|
Fix CMakeLists.
|
2013-06-11 22:36:30 +00:00 |
|
LLVMBuild.txt
|
|
|
|
Makefile
|
|
|
|
MicroMipsInstrFormats.td
|
[mips] Add definitions of micromips load and store instructions.
|
2013-04-25 01:21:25 +00:00 |
|
MicroMipsInstrInfo.td
|
Mips td file formatting: white space and long lines
|
2013-05-16 20:08:49 +00:00 |
|
Mips16FrameLowering.cpp
|
Use pointers to the MCAsmInfo and MCRegInfo.
|
2013-06-18 07:20:20 +00:00 |
|
Mips16FrameLowering.h
|
[mips] Add parameter Alignment to MipsFrameLowering's constructor.
|
2013-03-29 01:51:04 +00:00 |
|
Mips16HardFloat.cpp
|
Patch number 2 for mips16/32 floating point interoperability stubs.
|
2013-05-16 02:17:42 +00:00 |
|
Mips16HardFloat.h
|
Checkin in of first of several patches to finish implementation of
|
2013-05-10 22:25:39 +00:00 |
|
Mips16InstrFormats.td
|
Mips td file formatting: white space and long lines
|
2013-05-16 20:08:49 +00:00 |
|
Mips16InstrInfo.cpp
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
Mips16InstrInfo.h
|
[mips] Rename functions. No functionality changes.
|
2013-05-13 17:43:19 +00:00 |
|
Mips16InstrInfo.td
|
[mips] Fix definitions of multiply, multiply-add/sub and divide instructions.
|
2013-03-30 01:36:35 +00:00 |
|
Mips16ISelDAGToDAG.cpp
|
Access the TargetLoweringInfo from the TargetMachine object instead of caching it. The TLI may change between functions. No functionality change.
|
2013-06-19 21:36:55 +00:00 |
|
Mips16ISelDAGToDAG.h
|
Track IR ordering of SelectionDAG nodes 2/4.
|
2013-05-25 02:42:55 +00:00 |
|
Mips16ISelLowering.cpp
|
Mips: Remove global set.
|
2013-06-13 19:06:52 +00:00 |
|
Mips16ISelLowering.h
|
Mips: Remove global set.
|
2013-06-13 19:06:52 +00:00 |
|
Mips16RegisterInfo.cpp
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
Mips16RegisterInfo.h
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
Mips64InstrInfo.td
|
[mips] Add new InstrItinClasses for move from/to coprocessor instructions and
|
2013-07-02 00:00:02 +00:00 |
|
Mips.h
|
[mips] Add an IR transformation pass that optimizes calls to sqrt.
|
2013-06-11 22:21:44 +00:00 |
|
Mips.td
|
[mips] Remove android calling convention.
|
2013-03-05 23:22:30 +00:00 |
|
MipsAnalyzeImmediate.cpp
|
Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.
|
2013-05-24 22:23:49 +00:00 |
|
MipsAnalyzeImmediate.h
|
|
|
|
MipsAsmPrinter.cpp
|
[mips] Do not emit ".option pic0" if target is mips64.
|
2013-06-26 19:08:49 +00:00 |
|
MipsAsmPrinter.h
|
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
|
2013-06-16 20:34:27 +00:00 |
|
MipsCallingConv.td
|
Mips td file formatting: white space and long lines
|
2013-05-16 20:08:49 +00:00 |
|
MipsCodeEmitter.cpp
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
MipsCondMov.td
|
[mips] Fix inefficient code generation.
|
2013-03-01 21:52:08 +00:00 |
|
MipsConstantIslandPass.cpp
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
MipsDelaySlotFiller.cpp
|
Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid specifying the vector size.
|
2013-07-03 15:07:05 +00:00 |
|
MipsDSPInstrFormats.td
|
[mips] DSP-ASE move from HI/LO register instructions.
|
2013-04-18 00:52:44 +00:00 |
|
MipsDSPInstrInfo.td
|
[mips] Split the DSP control register and define one register for each field of
|
2013-05-03 18:37:49 +00:00 |
|
MipsFrameLowering.cpp
|
|
|
|
MipsFrameLowering.h
|
[mips] Add parameter Alignment to MipsFrameLowering's constructor.
|
2013-03-29 01:51:04 +00:00 |
|
MipsInstrFormats.td
|
[mips] Trap on integer division by zero.
|
2013-05-20 18:07:43 +00:00 |
|
MipsInstrFPU.td
|
[mips] Add new InstrItinClasses for move from/to coprocessor instructions and
|
2013-07-02 00:00:02 +00:00 |
|
MipsInstrInfo.cpp
|
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
|
2013-06-16 20:34:27 +00:00 |
|
MipsInstrInfo.h
|
DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineInstrs
|
2013-06-16 20:34:27 +00:00 |
|
MipsInstrInfo.td
|
[mips] Add new InstrItinClasses for move from/to coprocessor instructions and
|
2013-07-02 00:00:02 +00:00 |
|
MipsISelDAGToDAG.cpp
|
Access the TargetLoweringInfo from the TargetMachine object instead of caching it. The TLI may change between functions. No functionality change.
|
2013-06-19 21:36:55 +00:00 |
|
MipsISelDAGToDAG.h
|
[mips] Rename functions and variables to start with proper case.
|
2013-03-14 18:33:23 +00:00 |
|
MipsISelLowering.cpp
|
Remove the EXCEPTIONADDR, EHSELECTION, and LSDAADDR ISD opcodes.
|
2013-07-04 13:54:20 +00:00 |
|
MipsISelLowering.h
|
Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid specifying the vector size.
|
2013-07-03 15:07:05 +00:00 |
|
MipsJITInfo.cpp
|
|
|
|
MipsJITInfo.h
|
|
|
|
MipsLongBranch.cpp
|
Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid specifying the vector size.
|
2013-07-04 01:31:24 +00:00 |
|
MipsMachineFunction.cpp
|
|
|
|
MipsMachineFunction.h
|
|
|
|
MipsMCInstLower.cpp
|
|
|
|
MipsMCInstLower.h
|
|
|
|
MipsModuleISelDAGToDAG.cpp
|
This patch enables llvm to switch between compiling for mips32/mips64
|
2013-04-09 19:46:01 +00:00 |
|
MipsModuleISelDAGToDAG.h
|
This patch enables llvm to switch between compiling for mips32/mips64
|
2013-04-09 19:46:01 +00:00 |
|
MipsOptimizeMathLibCalls.cpp
|
[mips] Add an IR transformation pass that optimizes calls to sqrt.
|
2013-06-11 22:21:44 +00:00 |
|
MipsOs16.cpp
|
80 columns.
|
2013-04-22 20:13:37 +00:00 |
|
MipsOs16.h
|
This is for an experimental option -mips-os16. The idea is to compile all
|
2013-04-10 16:58:04 +00:00 |
|
MipsRegisterInfo.cpp
|
Checkin in of first of several patches to finish implementation of
|
2013-05-10 22:25:39 +00:00 |
|
MipsRegisterInfo.h
|
Checkin in of first of several patches to finish implementation of
|
2013-05-10 22:25:39 +00:00 |
|
MipsRegisterInfo.td
|
[mips] Increase the number of floating point control registers available to 32.
|
2013-07-01 20:31:44 +00:00 |
|
MipsRelocations.h
|
|
|
|
MipsSchedule.td
|
[mips] Add new InstrItinClasses for move from/to coprocessor instructions and
|
2013-07-02 00:00:02 +00:00 |
|
MipsSEFrameLowering.cpp
|
Use pointers to the MCAsmInfo and MCRegInfo.
|
2013-06-18 07:20:20 +00:00 |
|
MipsSEFrameLowering.h
|
[mips] Add parameter Alignment to MipsFrameLowering's constructor.
|
2013-03-29 01:51:04 +00:00 |
|
MipsSEInstrInfo.cpp
|
[mips] Use function TargetInstrInfo::getRegClass.
|
2013-06-11 18:48:16 +00:00 |
|
MipsSEInstrInfo.h
|
[mips] Use function TargetInstrInfo::getRegClass.
|
2013-06-11 18:48:16 +00:00 |
|
MipsSEISelDAGToDAG.cpp
|
Access the TargetLoweringInfo from the TargetMachine object instead of caching it. The TLI may change between functions. No functionality change.
|
2013-06-19 21:36:55 +00:00 |
|
MipsSEISelDAGToDAG.h
|
Track IR ordering of SelectionDAG nodes 2/4.
|
2013-05-25 02:42:55 +00:00 |
|
MipsSEISelLowering.cpp
|
[mips] Improve code generation for constant multiplication using shifts, adds and
|
2013-06-26 18:48:17 +00:00 |
|
MipsSEISelLowering.h
|
[mips] Move MipsTargetLowering::lowerINTRINSIC_W_CHAIN and
|
2013-04-13 02:13:30 +00:00 |
|
MipsSelectionDAGInfo.cpp
|
|
|
|
MipsSelectionDAGInfo.h
|
|
|
|
MipsSERegisterInfo.cpp
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
MipsSERegisterInfo.h
|
Don't cache the instruction and register info from the TargetMachine, because
|
2013-06-07 07:04:14 +00:00 |
|
MipsSubtarget.cpp
|
Checkin in of first of several patches to finish implementation of
|
2013-05-10 22:25:39 +00:00 |
|
MipsSubtarget.h
|
Checkin in of first of several patches to finish implementation of
|
2013-05-10 22:25:39 +00:00 |
|
MipsTargetMachine.cpp
|
[mips] Add an IR transformation pass that optimizes calls to sqrt.
|
2013-06-11 22:21:44 +00:00 |
|
MipsTargetMachine.h
|
This patch enables llvm to switch between compiling for mips32/mips64
|
2013-04-09 19:46:01 +00:00 |
|
MipsTargetObjectFile.cpp
|
|
|
|
MipsTargetObjectFile.h
|
|
|
f349a6e9e6