6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-26 23:32:58 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/PowerPC
History
Nate Begeman 676dee6ae9 Put int the getReg cast optimization from x86 so that we generate fewer 
move instructions for the register allocator to coalesce.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@17608 91177308-0d34-0410-b5e6-96231b3b80d8
2004-11-08 02:25:40 +00:00
..
LICENSE.TXT
…
Makefile
Change Library Names Not To Conflict With Others When Installed
2004-10-27 23:18:45 +00:00
PowerPC.td
PowerPC instruction definitions use LittleEndian-style encoding [0..31]
2004-10-14 05:54:38 +00:00
PowerPCInstrInfo.h
The PowerPCInstrInfo class has gone away.
2004-08-17 05:00:46 +00:00
PowerPCTargetMachine.h
All PPC instructions are now auto-printed
2004-09-04 05:00:00 +00:00
PPC32.td
PowerPC instruction definitions use LittleEndian-style encoding [0..31]
2004-10-14 05:54:38 +00:00
PPC32ISelSimple.cpp
Put int the getReg cast optimization from x86 so that we generate fewer
2004-11-08 02:25:40 +00:00
PPC32JITInfo.h
Clean up 32/64bit and Darwin/AIX split. Next steps: 64 bit ISel, AIX asm printer.
2004-08-11 07:40:04 +00:00
PPC32RegisterInfo.td
Switch from bytes to bits for alignment.
2004-08-21 20:14:40 +00:00
PPC64.td
PowerPC instruction definitions use LittleEndian-style encoding [0..31]
2004-10-14 05:54:38 +00:00
PPC64CodeEmitter.cpp
…
PPC64InstrInfo.cpp
PowerPC 32-/64-bit split: Part II, 64-bit customizations on PowerPC
2004-08-17 04:57:37 +00:00
PPC64InstrInfo.h
PowerPC 32-/64-bit split: Part II, 64-bit customizations on PowerPC
2004-08-17 04:57:37 +00:00
PPC64ISelSimple.cpp
Several fixes and enhancements to the PPC32 backend.
2004-10-07 22:30:03 +00:00
PPC64JITInfo.h
Clean up 32/64bit and Darwin/AIX split. Next steps: 64 bit ISel, AIX asm printer.
2004-08-11 07:40:04 +00:00
PPC64RegisterInfo.cpp
Eliminate usage of MRegisterInfo::getRegClass(physreg)
2004-10-26 05:40:45 +00:00
PPC64RegisterInfo.h
PowerPC 32-/64-bit split: Part II, 64-bit customizations on PowerPC
2004-08-17 04:57:37 +00:00
PPC64RegisterInfo.td
Switch from bytes to bits for alignment.
2004-08-21 20:14:40 +00:00
PPC64TargetMachine.h
PowerPC 32-/64-bit split: Part II, 64-bit customizations on PowerPC
2004-08-17 04:57:37 +00:00
PPC.h
All PPC instructions are now auto-printed
2004-09-04 05:00:00 +00:00
PPCAsmPrinter.cpp
Remove file that is no longer used, and move include of MRegisterInfo.h
2004-10-26 06:02:38 +00:00
PPCBranchSelector.cpp
Remove unnecessary header include
2004-10-07 22:24:32 +00:00
PPCCodeEmitter.cpp
* Correctly handle the MovePCtoLR pseudo-instr with a bl to next instr
2004-10-23 23:47:34 +00:00
PPCFrameInfo.h
Remove file that is no longer used, and move include of MRegisterInfo.h
2004-10-26 06:02:38 +00:00
PPCInstrBuilder.h
…
PPCInstrFormats.td
DForm_1, particularly used by store instructions, needs the immediate operand to
2004-10-23 06:08:38 +00:00
PPCInstrInfo.cpp
Add ori reg, reg, 0 as a move instruction. This can be generated from
2004-10-07 22:26:12 +00:00
PPCInstrInfo.h
PowerPC 32-/64-bit split: Part I, PPC32* bit files, adapted from former PowerPC*
2004-08-17 04:55:41 +00:00
PPCInstrInfo.td
Add BA, BL, and BLA opcodes
2004-10-23 20:29:24 +00:00
PPCJITInfo.h
Breaking up the PowerPC target into 32- and 64-bit subparts, Part III: the rest.
2004-08-11 00:11:25 +00:00
PPCRegisterInfo.cpp
Eliminate usage of MRegisterInfo::getRegClass(physreg)
2004-10-26 05:40:45 +00:00
PPCRegisterInfo.h
PowerPC 32-/64-bit split: Part I, PPC32* bit files, adapted from former PowerPC*
2004-08-17 04:55:41 +00:00
PPCRegisterInfo.td
Revamp the Register class, and allow the use of the RegisterGroup class to
2004-09-14 04:17:02 +00:00
PPCTargetMachine.cpp
Disable the JIT until it can sorta kinda work.
2004-10-25 20:53:41 +00:00
PPCTargetMachine.h
All PPC instructions are now auto-printed
2004-09-04 05:00:00 +00:00
README.txt
Put int the getReg cast optimization from x86 so that we generate fewer
2004-11-08 02:25:40 +00:00

README.txt 

TODO:
* poor switch statement codegen
* load/store to alloca'd array or struct.
* implement not-R0 register GPR class
* implement scheduling info
* implement do-loop pass
* implement do-loop -> bdnz transform
* implement powerpc-64 for darwin
* implement powerpc-64 for aix
* use stfiwx in float->int
* should hint to the branch select pass that it doesn't need to print the
  second unconditional branch, so we don't end up with things like:
	b .LBBl42__2E_expand_function_8_674	; loopentry.24
	b .LBBl42__2E_expand_function_8_42	; NewDefault
	b .LBBl42__2E_expand_function_8_42	; NewDefault

Currently failing tests that should pass:
* MultiSource
  |- Applications
  |  `- hbd: miscompilation