Karol Stasiak
|
3736b5ae56
|
6502: Use zeropage addressing mode when accessing fixed zeropage locations
|
2018-09-29 01:16:22 +02:00 |
|
Karol Stasiak
|
cbe6d03e60
|
8080: Optimized multiplication
|
2018-09-28 23:45:26 +02:00 |
|
Karol Stasiak
|
f37696df5a
|
Added #infoeval preprocessor directive
|
2018-09-28 22:49:28 +02:00 |
|
Karol Stasiak
|
35004220ca
|
Fix stdio for ZX Spectrum
|
2018-09-28 22:39:52 +02:00 |
|
Karol Stasiak
|
c9c3ebc8a4
|
6502: Fix shifting
|
2018-09-28 22:39:16 +02:00 |
|
Karol Stasiak
|
b41f9bebc1
|
6502: Shifting improvements and fixes
|
2018-08-16 22:03:27 +02:00 |
|
Karol Stasiak
|
74dbca1f53
|
Fix typo in test
|
2018-08-16 22:01:45 +02:00 |
|
Karol Stasiak
|
462041e8f4
|
Don't align the main function
|
2018-08-09 12:42:29 +02:00 |
|
Karol Stasiak
|
376c3283b8
|
Improvements to trigonometric functions
|
2018-08-08 23:52:47 +02:00 |
|
Karol Stasiak
|
466f6e4fea
|
Z80: Various optimizations, mostly from z80heaven
|
2018-08-08 23:52:32 +02:00 |
|
Karol Stasiak
|
debeb8a609
|
Initial version of FAQ
|
2018-08-08 23:16:05 +02:00 |
|
Karol Stasiak
|
34b7107d27
|
Allow casting to wider types
|
2018-08-08 23:14:09 +02:00 |
|
Karol Stasiak
|
9581891d66
|
Following jumps. Generating conditional returns/calls.
|
2018-08-08 23:12:20 +02:00 |
|
Karol Stasiak
|
2d0f3a5a12
|
Fix tests
|
2018-08-08 18:48:11 +02:00 |
|
Karol Stasiak
|
0cb91c0f68
|
Z80: Better inlining of variables into register pairs
|
2018-08-08 17:52:08 +02:00 |
|
Karol Stasiak
|
019547aae8
|
Z80: Faster array indexing
|
2018-08-08 17:50:27 +02:00 |
|
Karol Stasiak
|
8b09941cef
|
Z80: Jump shortening
|
2018-08-08 13:45:38 +02:00 |
|
Karol Stasiak
|
5c65af17d4
|
Z80: More optimizations
|
2018-08-08 13:45:26 +02:00 |
|
Karol Stasiak
|
fc3ace20c4
|
Fix subbyte constants in Intel syntax
|
2018-08-08 13:45:02 +02:00 |
|
Karol Stasiak
|
2b279ac5e8
|
Give the preprocessor access to compilation options
|
2018-08-08 13:44:30 +02:00 |
|
Karol Stasiak
|
2af8304512
|
Deduplicate more complex code. Better deduplication.
|
2018-08-08 01:53:47 +02:00 |
|
Karol Stasiak
|
b01c440cf0
|
6502: Improve memset
|
2018-08-08 01:38:49 +02:00 |
|
Karol Stasiak
|
46ce602a3e
|
Allow for function alignment
|
2018-08-07 23:55:08 +02:00 |
|
Karol Stasiak
|
46df8a6f21
|
6502: Check if memset is over actual pointers
|
2018-08-07 22:15:50 +02:00 |
|
Karol Stasiak
|
02d6b5b71c
|
6502: Crank up the optimizations
|
2018-08-07 21:37:25 +02:00 |
|
Karol Stasiak
|
8dd8415432
|
6502: Track values of zeropage registers
|
2018-08-07 21:36:53 +02:00 |
|
Karol Stasiak
|
64744f7559
|
Fix initialized array allocation
|
2018-08-07 19:50:02 +02:00 |
|
Karol Stasiak
|
8dfb223a8c
|
Fast memset for Z80 and 6502
|
2018-08-07 17:37:09 +02:00 |
|
Karol Stasiak
|
7750c4ec45
|
Optimize constants of form (B+A)-B
|
2018-08-07 17:36:14 +02:00 |
|
Karol Stasiak
|
f937355c54
|
6502: Fix word addition if zpreg is larger than 2
|
2018-08-07 17:35:40 +02:00 |
|
Karol Stasiak
|
3e7bbaf5fc
|
Z80: optimize loads to registers pairs
|
2018-08-07 17:35:02 +02:00 |
|
Karol Stasiak
|
a8f6bc4c0e
|
Z80: Correctly analyze flow through LDIR and LDDR
|
2018-08-07 17:34:31 +02:00 |
|
Karol Stasiak
|
c846a19eef
|
Preliminary support for object alignment
|
2018-08-07 17:32:20 +02:00 |
|
Karol Stasiak
|
60d2cc1959
|
Actually enable code decuplication
|
2018-08-07 17:28:59 +02:00 |
|
Karol Stasiak
|
ff16854a11
|
Code deduplication
|
2018-08-06 19:29:09 +02:00 |
|
Karol Stasiak
|
f045f7f4c2
|
Z80: Analyze flow through RES and SET correctly
|
2018-08-06 19:20:07 +02:00 |
|
Karol Stasiak
|
86ce1d42f3
|
6502: More optimizations.
|
2018-08-06 19:19:13 +02:00 |
|
Karol Stasiak
|
87c5d698bc
|
6502: Don't optimize away things like a[f()]^=0
|
2018-08-06 19:17:57 +02:00 |
|
Karol Stasiak
|
a2eb6fe353
|
Z80: fix subtraction.
|
2018-08-06 19:17:08 +02:00 |
|
Karol Stasiak
|
7cf78ca2bd
|
Use one statement preprocessor per function.
|
2018-08-06 19:16:42 +02:00 |
|
Karol Stasiak
|
bf47473162
|
Allow setting the size of the zeropage register from the command line.
|
2018-08-06 19:15:41 +02:00 |
|
Karol Stasiak
|
516b44ad05
|
Add docs about Intel asm syntax
|
2018-08-03 17:26:26 +02:00 |
|
Karol Stasiak
|
75c9e09e97
|
Updated UDL syntax
|
2018-08-03 17:08:25 +02:00 |
|
Karol Stasiak
|
48b183828b
|
Z80: LDH instruction for LR35902
|
2018-08-03 16:43:31 +02:00 |
|
Karol Stasiak
|
f4a2c96512
|
Fix comparisons
|
2018-08-03 16:21:02 +02:00 |
|
Karol Stasiak
|
fab1cafec3
|
Z80: Intel syntax support
|
2018-08-03 13:23:37 +02:00 |
|
Karol Stasiak
|
e393a3de9c
|
Z80: More optimizations
|
2018-08-03 13:21:04 +02:00 |
|
Karol Stasiak
|
388ceb8b3a
|
6502: software BCD, increase default zpreg to 4
|
2018-08-03 13:06:23 +02:00 |
|
Karol Stasiak
|
30aa62ceaf
|
Z80: Fix 16-bit operations
|
2018-08-03 13:02:18 +02:00 |
|
Karol Stasiak
|
a8ab3b2c3f
|
Documentation update
|
2018-08-03 13:00:52 +02:00 |
|