Zane Kaminski
|
d37ec9439d
|
Create Makefile
|
2023-11-07 15:35:58 -05:00 |
|
Zane Kaminski
|
a19f105125
|
New SOJ-DC with /WE bypass resistor
|
2023-02-28 11:32:17 -05:00 |
|
Zane Kaminski
|
6dbd1b7027
|
New GW4194A v1.1 with SOJ-VSSOP and SOJ-TSSOP boards.
(SOP still has only TSSOP)
|
2023-02-01 19:15:15 -05:00 |
|
Zane Kaminski
|
05ed9db9b2
|
Move PAL SIMM SOJ to "DP" directory in prep for "DC" version
|
2023-01-20 19:44:20 -05:00 |
|
Zane Kaminski
|
23035fdefa
|
Add placement interactive HTML files
|
2023-01-09 14:51:53 -05:00 |
|
Zane Kaminski
|
4c8b1cb12a
|
Update to KiCAD 6
|
2023-01-09 14:42:53 -05:00 |
|
Zane Kaminski
|
6a9afb9724
|
Update manuals
|
2022-12-18 08:47:01 -05:00 |
|
Zane Kaminski
|
9531b9c1bc
|
Create SIMMInstallationGuide
|
2022-04-13 05:08:25 -04:00 |
|
Zane Kaminski
|
e936637407
|
Documentation update
|
2021-09-04 23:57:14 -04:00 |
|
Zane Kaminski
|
f2319d9d34
|
Selection guide done?
|
2021-08-06 02:28:41 -04:00 |
|
Zane Kaminski
|
e9dde83af0
|
Fix missing copper area void on rear side edge connector
|
2021-08-03 11:24:15 -04:00 |
|
Zane Kaminski
|
4a4f5ab5fd
|
Fabbed
|
2021-07-02 02:37:01 -04:00 |
|
Zane Kaminski
|
d9db6b7aa8
|
more
|
2021-06-21 12:13:28 -04:00 |
|
Zane Kaminski
|
7041819469
|
Done with new layouts?
|
2021-06-19 02:22:35 -04:00 |
|
Zane Kaminski
|
b927ecec6d
|
Some more tweaks
|
2021-06-07 02:31:48 -04:00 |
|
Zane Kaminski
|
6c184df93a
|
Added 16 MB SIMMs
|
2021-06-06 23:19:23 -04:00 |
|
Zane Kaminski
|
d59e1d94cd
|
Fabbed
|
2021-02-26 07:49:10 -05:00 |
|
Zane Kaminski
|
24f0c34f42
|
Taller (20mm height)
|
2021-02-26 03:40:27 -05:00 |
|
Zane Kaminski
|
55d64fc929
|
Fabbed
|
2020-12-26 22:46:54 -05:00 |
|
Zane Kaminski
|
adbceda387
|
Unrounded bottom corners
|
2020-12-26 22:46:46 -05:00 |
|
Zane Kaminski
|
0f606387a8
|
Fixed bug in stitching
|
2020-05-16 13:13:21 -04:00 |
|
Zane Kaminski
|
388ac62504
|
Rounded corners
|
2020-05-16 13:08:07 -04:00 |
|
Zane Kaminski
|
c40a9fbd12
|
Update .gitignore
|
2020-05-16 13:07:59 -04:00 |
|
Zane Kaminski
|
8d5b271cf1
|
Update .gitignore
|
2020-05-15 20:43:15 -04:00 |
|
Zane Kaminski
|
15e18b205b
|
Flood power edge connector pins
|
2020-05-15 18:26:04 -04:00 |
|
Zane Kaminski
|
34aaa6ed32
|
Extended edge connector pads downward
|
2020-05-15 18:12:49 -04:00 |
|
Zane Kaminski
|
a4fc382585
|
Cleaned up board a little
|
2020-05-15 16:53:48 -04:00 |
|
Zane Kaminski
|
affa23e368
|
Changed text
|
2020-05-15 16:49:03 -04:00 |
|
Zane Kaminski
|
9037d8f8bb
|
Removed JLCJLCJLC
|
2020-05-15 16:44:58 -04:00 |
|
Zane Kaminski
|
1b8a217631
|
Create Placement.png
|
2020-05-15 16:42:30 -04:00 |
|
Zane Kaminski
|
fa86765704
|
Added back and front isometric renders
|
2020-05-15 16:41:07 -04:00 |
|
Zane Kaminski
|
33f37d9f39
|
Submitted to JLCPCB
|
2019-07-30 17:10:00 -04:00 |
|
Zane Kaminski
|
e001d18b3d
|
Finished routing. Now need to do the board outline more
|
2019-06-25 22:56:18 -04:00 |
|
Zane Kaminski
|
73e859a61e
|
changed a lot
|
2019-06-09 21:10:28 -04:00 |
|
Zane Kaminski
|
703ab3aa6f
|
idk more
|
2019-05-01 18:27:36 -04:00 |
|
Zane Kaminski
|
bc02e89667
|
more work
|
2019-04-26 22:48:15 -04:00 |
|
Zane Kaminski
|
71a24a4aa0
|
lot of work on layout
|
2019-01-03 22:01:38 -05:00 |
|
Zane Kaminski
|
1db1bfc770
|
Initial commit
|
2019-01-03 04:31:17 -05:00 |
|