Commit Graph

25 Commits

Author SHA1 Message Date
techav 89ce4cbc1d Revert "Preprep for iCE40"
This reverts commit 0b2eb362d8.
2021-07-25 12:02:03 -05:00
techav 5b67fdfe53 Merge branch 'main' of https://github.com/techav-homebrew/SE-VGA into main 2021-07-25 12:00:29 -05:00
techav 0e9c2df93c Add Compiled CPLD Configuration
Both the .pof for Altera CPLD and .jed for Atmel CPLD
2021-07-25 11:59:27 -05:00
techav eecc0cbe93 Add Compiled CPLD Configuration
Both the .pof for Altera CPLD and .jed for Atmel CPLD
2021-06-05 17:57:10 -05:00
techav 0b2eb362d8 Preprep for iCE40 2021-05-23 22:10:04 -05:00
techav 5d3dd1f0eb Update Readme 2021-05-21 22:44:26 -05:00
techav 22239fecef Add Gerbers 2021-05-21 22:04:00 -05:00
techav b0815fb726 Merge branch 'main' of https://github.com/techav-homebrew/SE-VGA into main 2021-05-21 21:47:29 -05:00
techav 5b1e2ecc72 CPU Snoop Fixes
Fix for VRAM writes sometimes overlapping VRAM reads
2021-05-21 21:47:22 -05:00
techav bfeba8c649
Update README.md 2021-05-20 00:10:00 -05:00
techav 04faf575f9 Debugging CPU Bus Snooping 2021-05-16 12:22:28 -05:00
techav 207acc2eaa First Run
First live tests on actual hardware
2021-05-14 23:48:34 -05:00
techav 3fe79659f3 Pin Assignments 2021-04-19 21:01:08 -05:00
techav 85a3cc95d9 Add Alternate Frame Buffer Support 2021-04-19 20:45:11 -05:00
techav 57436785a2 Documentation Cleanup 2021-04-18 14:31:05 -05:00
techav 14e5c8eb39 Refactor Video Out Sequence 2021-04-18 13:19:16 -05:00
techav 995be6b5dc Getting ready for a large refactor 2021-04-18 12:50:43 -05:00
techav c4bc1c4be5 CPU Cycle Improvements 2 2021-04-18 12:07:42 -05:00
techav 3b00823d6c CPU Cycle Improvements 1 2021-04-18 10:28:04 -05:00
techav 7a519feab3 CPU cycle state machine 2021-04-17 15:41:53 -05:00
techav bbae9212e8 New output stage 2021-04-12 22:07:18 -05:00
techav 89040b43b4 First compile 2021-04-11 23:46:29 -05:00
techav 0e5df6ce76 partial draft 2 2021-04-07 22:50:46 -05:00
techav 77a0a23e1a partial draft 1 2021-04-06 23:15:48 -05:00
techav eaf6747995
Initial commit 2021-04-06 19:38:45 -05:00