8941 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
Thomas Harte	06fe320cc0	Correct source counting, but this leaves the operands still being the wrong way around.	2022-05-05 21:06:53 -04:00
Thomas Harte	f7991e18de	Makes a failed attempt to implement MOVEM to registers.	2022-05-05 20:32:21 -04:00
Thomas Harte	d7d0a5c15e	Implement MOVEM to memory.	2022-05-05 18:51:29 -04:00
Thomas Harte	47f4bbeec6	Switch to a contiguous block of 16 registers.	2022-05-05 15:31:59 -04:00
Thomas Harte	9ab70b340c	Route MOVEM appropriately.	2022-05-05 12:42:57 -04:00
Thomas Harte	70cdc2ca9f	Fix MOVEP to register. ... Advance to lack of MOVEM.	2022-05-05 12:37:47 -04:00
Thomas Harte	f63a872387	BTST does not write back.	2022-05-05 12:32:15 -04:00
Thomas Harte	67462c2f92	Rewire MOVEP.	2022-05-05 12:27:36 -04:00
Thomas Harte	4a4e786060	Hit a realisation: write-back isn't going to work with MOVEP as formulated.	2022-05-05 09:26:26 -04:00
Thomas Harte	665f2d4c00	Attempts MOVEP.	2022-05-05 09:00:33 -04:00
Thomas Harte	64586ca7ba	Implement BTST/etc.	2022-05-04 20:57:22 -04:00
Thomas Harte	46686b4b9c	Start testing move.	2022-05-04 20:38:56 -04:00
Thomas Harte	15c90e546f	Fix rotates and shifts to memory.	2022-05-04 19:44:59 -04:00
Thomas Harte	5aabe01b6d	Mostly fix LINK and UNLK.	2022-05-04 08:41:55 -04:00
Thomas Harte	5d1d94848c	Take a bash at LINK and UNLK.	2022-05-04 08:26:11 -04:00
Thomas Harte	7d10976e08	Add LINK and UNLINK to operand_flags.	2022-05-03 20:51:02 -04:00
Thomas Harte	d3b55a74a5	Fix LEA, proceed to non-functional LINK and UNLK.	2022-05-03 20:45:36 -04:00
Thomas Harte	de58ec71fd	Fix EXT, SWAP.	2022-05-03 20:17:36 -04:00
Thomas Harte	052ba80fd7	Add enough wiring to complete but fail EXT and JMP/JSR.	2022-05-03 15:49:55 -04:00
Thomas Harte	39f0ec7536	Get far enough through CHK to realise that MOVEM probably needs to be divided by direction.	2022-05-03 15:40:04 -04:00
Thomas Harte	af973138df	Correct decoding of Bcc.b, satisfying Bcc and BSR tests.	2022-05-03 15:32:54 -04:00
Thomas Harte	5a87506f3d	Fix Bcc, making decision that add_pc is relative to start of instruction.	2022-05-03 15:21:42 -04:00
Thomas Harte	90f0005cf2	Proceed to failing Bcc and flagging up my lack of an implementation for BSR.	2022-05-03 14:45:49 -04:00
Thomas Harte	d8b3748d24	Fix Scc size, DBcc behaviour.	2022-05-03 14:40:51 -04:00
Thomas Harte	1b224c961e	Fix Scc, add operand flags for DBcc.	2022-05-03 14:23:57 -04:00
Thomas Harte	b6ffff5bbd	Distinguish [ADD/SUB]QA from [ADD/SUB]Q.	2022-05-03 14:17:26 -04:00
Thomas Harte	5ebae85a16	Start recording successes.	2022-05-03 11:28:50 -04:00
Thomas Harte	b3cf13775b	Consume operand_flags into Instruction.hpp.	2022-05-03 11:09:57 -04:00
Thomas Harte	c61809f0c4	Add CMPAl.	2022-05-03 09:20:02 -04:00
Thomas Harte	2f2d6bc08b	Correct CMPw.	2022-05-03 09:05:34 -04:00
Thomas Harte	1bb809098c	Switch — messily — to a more compact way of indicating sequence.	2022-05-03 09:04:54 -04:00
Thomas Harte	17a2ce0464	Fix missung #undefs.	2022-05-02 21:29:46 -04:00
Thomas Harte	011506f00d	Add basic exceptions.	2022-05-02 21:27:58 -04:00
Thomas Harte	25ab478461	Fix immediate byte and word fetches.	2022-05-02 20:17:44 -04:00
Thomas Harte	fc9a35dd04	Test add/sub, add an exception for invalid Sequences.	2022-05-02 20:09:38 -04:00
Thomas Harte	7efe30f34c	Fix (d8, _, Xn) calculation.	2022-05-02 15:09:59 -04:00
Thomas Harte	ef28d5512b	Annotate further.	2022-05-02 12:58:04 -04:00
Thomas Harte	3827ecd6d3	Proceed to complete test running.	2022-05-02 12:57:45 -04:00
Thomas Harte	fa49737538	Correct processor name.	2022-05-02 08:40:47 -04:00
Thomas Harte	14532867a4	Sneaks towards testing EXT.	2022-05-02 08:00:56 -04:00
Thomas Harte	73f340586d	Proceed to building, but failing tests.	2022-05-02 07:45:07 -04:00
Thomas Harte	56fe00c5fb	Correct errors preparatory to Executor's lack of flow controller actions.	2022-05-01 20:40:57 -04:00
Thomas Harte	3c26177239	Provide both compile- and run-time operation selection options.	2022-05-01 17:39:56 -04:00
Thomas Harte	fe8f0d960d	Equivocate. ... (Specifically: addresses cannot generally be obtained in advance, as they are often the product of registers, but things like displacements, immediate values and absolute addresses can)	2022-05-01 15:30:03 -04:00
Thomas Harte	c72caef4fd	Correct further size specifiers.	2022-05-01 15:21:58 -04:00
Thomas Harte	0720a391e8	Correct address register mutations.	2022-05-01 15:18:06 -04:00
Thomas Harte	d16ac70a50	Correct include path.	2022-05-01 15:14:12 -04:00
Thomas Harte	fc8e020436	Improve field name.	2022-05-01 15:12:13 -04:00
Thomas Harte	6b073c6067	Attempt to round out addressing modes, shift to a header, as per templating on BusHandler.	2022-05-01 15:10:54 -04:00
Thomas Harte	0b19bbff8d	Marginally refactor, to avoid repetition of read/write branch.	2022-05-01 13:09:28 -04:00