Thomas Harte
|
8efb6a9226
|
Simplify 'get_next_sequence_point' -> 'next_sequence_point'.
|
2023-09-10 18:00:49 -04:00 |
|
Thomas Harte
|
17f1f05064
|
Hit and hope appears to have fixed mouse input.
|
2023-08-20 15:02:25 -04:00 |
|
Thomas Harte
|
28c79b2885
|
Eliminate redundant [space][tab] pairs.
|
2023-05-12 14:14:45 -04:00 |
|
Thomas Harte
|
f6acee18cc
|
Eliminate type-in-function-name from 6502-world.
|
2023-05-10 18:53:38 -05:00 |
|
Thomas Harte
|
36c3cb1f70
|
Deal with pre-ROM03 case, now that it's easy.
|
2022-09-13 16:31:06 -04:00 |
|
Thomas Harte
|
8f2e94a1d8
|
Switch name back to emphasise _async_.
|
2022-07-16 14:41:04 -04:00 |
|
Thomas Harte
|
bf03bda314
|
Generalise AsyncTaskQueue, DeferringAsyncTaskQueue and AsyncUpdater into a single template.
|
2022-07-14 16:39:26 -04:00 |
|
Thomas Harte
|
6dabdaca45
|
Switch to int; attempt to do a better job of initial audio filling.
|
2022-07-09 13:33:46 -04:00 |
|
Thomas Harte
|
b097b1296b
|
Adopt granular flushing widely.
|
2022-07-08 16:04:32 -04:00 |
|
Thomas Harte
|
ef40a81be2
|
Remove temporary hack.
|
2022-06-27 08:00:29 -04:00 |
|
Thomas Harte
|
f5d3d6bcea
|
Splits the lowpass filter into push and pull variants.
|
2021-11-21 15:37:29 -05:00 |
|
Thomas Harte
|
fa71ae3174
|
Add apology.
|
2021-09-14 20:23:36 -04:00 |
|
Thomas Harte
|
dfcd1508c9
|
Establishes valid initial BRAM.
|
2021-09-10 19:56:20 -04:00 |
|
Thomas Harte
|
7e5fc4444a
|
Default to ROM01.
|
2021-09-09 22:09:09 -04:00 |
|
Thomas Harte
|
d923fe72c0
|
Resolves various ROM selection warnings.
|
2021-06-03 22:46:47 -04:00 |
|
Thomas Harte
|
a30eeaab6a
|
Starts to introduce a new grammar for ROM requests.
They can be optional, and chained together in AND or OR combinations. A central catalogue knows the definitions of all ROMs.
|
2021-06-03 21:55:59 -04:00 |
|
Thomas Harte
|
d77ddaf4fa
|
Switches the Electron to JustInTimeActor video.
Also reorders template parameters; I think that specifying a different time base is likely to be more common than using a divider.
|
2021-04-04 17:33:49 -04:00 |
|
Thomas Harte
|
0f9ab53ea0
|
Resolves GCC warnings from dangling Apple IIgs work.
|
2021-03-21 22:36:18 -04:00 |
|
Thomas Harte
|
7b164de6fd
|
Reenables interrupts.
|
2021-03-06 18:53:39 -05:00 |
|
Thomas Harte
|
24e68166c6
|
Minor clean-ups of my temporary cruft.
|
2021-03-06 17:11:06 -05:00 |
|
Thomas Harte
|
b72474f418
|
Reduces debugging shout outs a touch.
|
2021-03-03 20:53:05 -05:00 |
|
Thomas Harte
|
38046d49aa
|
Increases debugging noise.
|
2021-03-03 20:52:14 -05:00 |
|
Thomas Harte
|
267e28e012
|
Adds various bits of debugging detritus.
|
2021-02-27 22:27:57 -05:00 |
|
Thomas Harte
|
60cfec6a65
|
Amongst ever more cruft, adds a couple of extra asserts.
|
2021-02-18 22:49:48 -05:00 |
|
Thomas Harte
|
28bd620e7f
|
Adds joystick support to the IIgs.
|
2021-02-16 19:39:22 -05:00 |
|
Thomas Harte
|
fa8236741d
|
Takes a shot at an ADB mouse.
|
2021-02-15 20:49:16 -05:00 |
|
Thomas Harte
|
99c21925f4
|
Makes attempt at keyboard mapping.
|
2021-02-15 15:00:12 -05:00 |
|
Thomas Harte
|
eccf5ca043
|
Makes first effort to wire up the ADB vertical blank input.
However: looking at the disassembly, I'm not sure it really is wired to INTR. So work to do.
|
2021-02-14 22:20:58 -05:00 |
|
Thomas Harte
|
52cf15c3e6
|
Attempts to route out modifier state.
|
2021-02-14 21:15:31 -05:00 |
|
Thomas Harte
|
acfab1dfb3
|
Starts to make some effort at timers.
|
2021-02-06 21:02:44 -05:00 |
|
Thomas Harte
|
b8c6d4b153
|
Rips out my high-level ADB microcontroller protocol implementation.
Adds just enough that the main computer validates the ADB controller as present and talking.
|
2021-01-30 17:53:27 -05:00 |
|
Thomas Harte
|
c8beb59172
|
Attempts properly to track ADB bus activity.
Output is not yet a valid ADB stream. Work to do.
|
2021-01-25 17:43:22 -05:00 |
|
Thomas Harte
|
57e0fdfadc
|
Ensures ADB microcontroller is clocked.
And runs at the 'correct' speed (i.e. modulo my instruction-by-instruction implementation).
|
2021-01-23 22:55:12 -05:00 |
|
Thomas Harte
|
ec0018df79
|
Routes in the ADB keyboard ROM. This should get as far as parsing.
|
2021-01-18 16:59:49 -05:00 |
|
Thomas Harte
|
12784a71e2
|
A stab in the dark: does the IOLC inhibit also affect vector fetches?
|
2020-12-29 20:53:56 -05:00 |
|
Thomas Harte
|
114d48b076
|
This register appears to be read/write.
|
2020-12-11 21:43:34 -05:00 |
|
Thomas Harte
|
049a78c667
|
Slightly restricts video flushing test.
|
2020-12-08 18:47:15 -05:00 |
|
Thomas Harte
|
65ca931e83
|
Throws in a new assert, against the unimplemented bit 0 of new video.
|
2020-12-06 20:26:24 -05:00 |
|
Thomas Harte
|
6273ef8ba2
|
Adds means to force specific ROM 03 self tests.
|
2020-12-02 20:48:19 -05:00 |
|
Thomas Harte
|
24fcb0c24b
|
Corrects video counter values.
The built-in speed test now passes.
|
2020-12-01 18:35:55 -05:00 |
|
Thomas Harte
|
03e2b6a265
|
Makes a slightly more rigorous attempt at discerning 1Mhz and 2.8Mhz operation.
|
2020-12-01 17:46:30 -05:00 |
|
Thomas Harte
|
ee22cf7ca1
|
Ensures that PAGE2 propagates from the state register to video.
|
2020-11-30 22:56:19 -05:00 |
|
Thomas Harte
|
187f507532
|
The soft switch is LCBANK2, not LCBANK1.
[This also jimmys the IIgs into always entering its extended self test, for now]
|
2020-11-30 22:35:51 -05:00 |
|
Thomas Harte
|
6000bd3a5e
|
Adds a bonus debugging assert. Let's see.
|
2020-11-30 18:15:02 -05:00 |
|
Thomas Harte
|
35aa7612bb
|
Ensures that auxiliary/language-card soft switches don't trigger my assert.
|
2020-11-29 21:32:24 -05:00 |
|
Thomas Harte
|
acaa841822
|
Adds guaranteed trip to ROM for vector pulls.
|
2020-11-29 21:29:15 -05:00 |
|
Thomas Harte
|
4bdbca64b2
|
Takes a shot at the Mega II-style video interrupts.
|
2020-11-29 21:21:46 -05:00 |
|
Thomas Harte
|
11fe8ab6db
|
Corrects counter scales, adds a read for $c032.
Albeit that I have no idea what that's supposed to read as.
|
2020-11-29 20:08:59 -05:00 |
|
Thomas Harte
|
a9ce43d244
|
Takes a shot at the two video counter registers.
|
2020-11-29 19:57:35 -05:00 |
|
Thomas Harte
|
af667c718e
|
Gets a bit more rigorous in remaining missing parts.
|
2020-11-26 22:36:32 -05:00 |
|