2005-02-05 02:24:26 +00:00
|
|
|
//===- AlphaRegisterInfo.h - Alpha Register Information Impl ----*- C++ -*-===//
|
2005-04-21 23:13:11 +00:00
|
|
|
//
|
2005-01-22 23:41:55 +00:00
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
2005-04-21 23:13:11 +00:00
|
|
|
//
|
2005-01-22 23:41:55 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This file contains the Alpha implementation of the MRegisterInfo class.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
#ifndef ALPHAREGISTERINFO_H
|
|
|
|
#define ALPHAREGISTERINFO_H
|
|
|
|
|
|
|
|
#include "llvm/Target/MRegisterInfo.h"
|
|
|
|
#include "AlphaGenRegisterInfo.h.inc"
|
|
|
|
|
|
|
|
namespace llvm {
|
|
|
|
|
2006-11-27 23:37:22 +00:00
|
|
|
class TargetInstrInfo;
|
2005-01-22 23:41:55 +00:00
|
|
|
class Type;
|
|
|
|
|
|
|
|
struct AlphaRegisterInfo : public AlphaGenRegisterInfo {
|
2006-11-13 23:36:35 +00:00
|
|
|
const TargetInstrInfo &TII;
|
|
|
|
|
|
|
|
AlphaRegisterInfo(const TargetInstrInfo &tii);
|
2005-01-22 23:41:55 +00:00
|
|
|
|
|
|
|
/// Code Generation virtual methods...
|
|
|
|
void storeRegToStackSlot(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
2005-09-30 01:29:42 +00:00
|
|
|
unsigned SrcReg, int FrameIndex,
|
|
|
|
const TargetRegisterClass *RC) const;
|
2005-01-22 23:41:55 +00:00
|
|
|
|
|
|
|
void loadRegFromStackSlot(MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator MBBI,
|
2005-09-30 01:29:42 +00:00
|
|
|
unsigned DestReg, int FrameIndex,
|
|
|
|
const TargetRegisterClass *RC) const;
|
2005-10-09 20:11:35 +00:00
|
|
|
|
2005-11-09 19:17:08 +00:00
|
|
|
MachineInstr* foldMemoryOperand(MachineInstr *MI, unsigned OpNum,
|
|
|
|
int FrameIndex) const;
|
|
|
|
|
2005-01-22 23:41:55 +00:00
|
|
|
void copyRegToReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI,
|
|
|
|
unsigned DestReg, unsigned SrcReg,
|
|
|
|
const TargetRegisterClass *RC) const;
|
|
|
|
|
2007-03-20 08:09:38 +00:00
|
|
|
void reMaterialize(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI,
|
|
|
|
unsigned DestReg, const MachineInstr *Orig) const;
|
|
|
|
|
2007-07-14 14:06:15 +00:00
|
|
|
const unsigned *getCalleeSavedRegs(const MachineFunction *MF = 0) const;
|
2006-05-18 00:12:58 +00:00
|
|
|
|
2007-07-14 14:06:15 +00:00
|
|
|
const TargetRegisterClass* const* getCalleeSavedRegClasses(
|
|
|
|
const MachineFunction *MF = 0) const;
|
2006-05-18 00:12:58 +00:00
|
|
|
|
2007-02-19 21:49:54 +00:00
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
|
2007-01-23 00:57:47 +00:00
|
|
|
bool hasFP(const MachineFunction &MF) const;
|
|
|
|
|
2005-01-22 23:41:55 +00:00
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
|
|
MachineBasicBlock &MBB,
|
|
|
|
MachineBasicBlock::iterator I) const;
|
|
|
|
|
2007-02-28 00:21:17 +00:00
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
2007-05-01 09:13:03 +00:00
|
|
|
int SPAdj, RegScavenger *RS = NULL) const;
|
2005-01-22 23:41:55 +00:00
|
|
|
|
|
|
|
//void processFunctionBeforeFrameFinalized(MachineFunction &MF) const;
|
|
|
|
|
|
|
|
void emitPrologue(MachineFunction &MF) const;
|
|
|
|
void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const;
|
|
|
|
|
2006-04-07 16:34:46 +00:00
|
|
|
// Debug information queries.
|
|
|
|
unsigned getRARegister() const;
|
2006-03-28 13:48:33 +00:00
|
|
|
unsigned getFrameRegister(MachineFunction &MF) const;
|
2006-03-23 18:12:57 +00:00
|
|
|
|
2007-02-21 22:54:50 +00:00
|
|
|
// Exception handling queries.
|
|
|
|
unsigned getEHExceptionRegister() const;
|
|
|
|
unsigned getEHHandlerRegister() const;
|
|
|
|
|
2005-01-22 23:41:55 +00:00
|
|
|
static std::string getPrettyName(unsigned reg);
|
|
|
|
};
|
|
|
|
|
|
|
|
} // end namespace llvm
|
|
|
|
|
|
|
|
#endif
|