Bob Wilson 316009054e Add ARM-specific DAG combining to cast i64 vector element load/stores to f64.
Type legalization splits up i64 values into pairs of i32 values, which leads
to poor quality code when inserting or extracting i64 vector elements.
If the vector element is loaded or stored, it can be treated as an f64 value
and loaded or stored directly from a VPR register.  Use the pre-legalization
DAG combiner to cast those vector elements to f64 types so that the type
legalizer won't mess them up.  Radar 8755338.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122319 91177308-0d34-0410-b5e6-96231b3b80d8
2010-12-21 06:43:19 +00:00
..
2010-11-03 18:21:33 +00:00
2010-08-04 21:56:30 +00:00
2010-09-17 21:46:16 +00:00
2010-10-22 21:55:03 +00:00
2010-10-22 23:46:04 +00:00
2010-09-02 20:19:24 +00:00
2010-04-17 16:29:15 +00:00
2010-04-17 16:29:15 +00:00
2010-06-04 01:01:24 +00:00
2010-06-04 01:01:24 +00:00
2010-06-04 23:28:13 +00:00
2010-10-22 22:04:28 +00:00
2010-10-22 21:55:03 +00:00
2010-08-30 23:41:49 +00:00
2010-11-29 22:39:38 +00:00