.. |
InstPrinter
|
R600: Improve texture handling
|
2013-05-17 16:50:20 +00:00 |
MCTargetDesc
|
Fix the build in c++11 mode.
|
2013-05-17 22:45:52 +00:00 |
TargetInfo
|
|
|
AMDGPU.h
|
R600: Improve texture handling
|
2013-05-17 16:50:20 +00:00 |
AMDGPU.td
|
R600/SI: add proper formal parameter handling for SI
|
2013-03-07 09:03:52 +00:00 |
AMDGPUAsmPrinter.cpp
|
R600: Emit config values in register / value pairs
|
2013-05-06 17:50:51 +00:00 |
AMDGPUAsmPrinter.h
|
R600: Emit used GPRs count
|
2013-04-17 15:17:25 +00:00 |
AMDGPUCallingConv.td
|
R600/SI: Add support for buffer stores v2
|
2013-04-05 23:31:51 +00:00 |
AMDGPUConvertToISA.cpp
|
|
|
AMDGPUFrameLowering.cpp
|
R600: Support for indirect addressing v4
|
2013-02-06 17:32:29 +00:00 |
AMDGPUFrameLowering.h
|
R600: Support for indirect addressing v4
|
2013-02-06 17:32:29 +00:00 |
AMDGPUIndirectAddressing.cpp
|
R600/SI: fix unused variable warning
|
2013-03-07 09:03:30 +00:00 |
AMDGPUInstrInfo.cpp
|
R600/SI: add VOP mapping functions
|
2013-02-26 17:52:42 +00:00 |
AMDGPUInstrInfo.h
|
R600: Support for indirect addressing v4
|
2013-02-06 17:32:29 +00:00 |
AMDGPUInstrInfo.td
|
R600: Swap the legality of rotl and rotr
|
2013-05-20 15:02:19 +00:00 |
AMDGPUInstructions.td
|
R600: Swap the legality of rotl and rotr
|
2013-05-20 15:02:19 +00:00 |
AMDGPUIntrinsics.td
|
R600/SI: remove shader type intrinsic
|
2013-03-07 09:03:46 +00:00 |
AMDGPUISelLowering.cpp
|
R600: Swap the legality of rotl and rotr
|
2013-05-20 15:02:19 +00:00 |
AMDGPUISelLowering.h
|
R600: Swap the legality of rotl and rotr
|
2013-05-20 15:02:19 +00:00 |
AMDGPUMachineFunction.cpp
|
R600: Initialize AMDGPUMachineFunction::ShaderType to ShaderType::COMPUTE
|
2013-04-26 18:32:24 +00:00 |
AMDGPUMachineFunction.h
|
R600/SI: Share code recording ShaderTypeAttribute between generations
|
2013-04-01 21:47:53 +00:00 |
AMDGPUMCInstLower.cpp
|
Move all of the header files which are involved in modelling the LLVM IR
|
2013-01-02 11:36:10 +00:00 |
AMDGPUMCInstLower.h
|
R600: BB operand support for SI
|
2012-12-17 15:14:54 +00:00 |
AMDGPURegisterInfo.cpp
|
R600: Consolidate sub register indices.
|
2013-02-07 14:02:37 +00:00 |
AMDGPURegisterInfo.h
|
R600: Support for indirect addressing v4
|
2013-02-06 17:32:29 +00:00 |
AMDGPURegisterInfo.td
|
R600: Consolidate sub register indices.
|
2013-02-07 14:02:37 +00:00 |
AMDGPUStructurizeCFG.cpp
|
R600: fix DenseMap with pointer key iteration in the structurizer
|
2013-03-26 10:24:20 +00:00 |
AMDGPUSubtarget.cpp
|
R600: Factorize Fetch size limit inside AMDGPUSubTarget
|
2013-05-17 16:49:55 +00:00 |
AMDGPUSubtarget.h
|
R600: Factorize Fetch size limit inside AMDGPUSubTarget
|
2013-05-17 16:49:55 +00:00 |
AMDGPUTargetMachine.cpp
|
R600: Improve texture handling
|
2013-05-17 16:50:20 +00:00 |
AMDGPUTargetMachine.h
|
R600: Support for indirect addressing v4
|
2013-02-06 17:32:29 +00:00 |
AMDIL7XXDevice.cpp
|
|
|
AMDIL7XXDevice.h
|
|
|
AMDIL.h
|
R600/SI: remove SGPR address space v2
|
2013-03-07 09:03:59 +00:00 |
AMDILBase.td
|
R600: Add FetchInst bit to instruction defs to denote vertex/tex instructions
|
2013-04-30 00:13:39 +00:00 |
AMDILCFGStructurizer.cpp
|
R600: Fix JUMP handling so that MachineInstr verification can occur
|
2013-03-11 18:15:06 +00:00 |
AMDILDevice.cpp
|
R600: Clean up datalayout strings so they better match hardware capabilities
|
2013-03-04 17:40:28 +00:00 |
AMDILDevice.h
|
Remove redundant 'llvm::' qualifications
|
2013-01-13 16:01:15 +00:00 |
AMDILDeviceInfo.cpp
|
R600/SI: Add processor type for Hainan asic
|
2013-05-14 14:42:56 +00:00 |
AMDILDeviceInfo.h
|
|
|
AMDILDevices.h
|
|
|
AMDILEvergreenDevice.cpp
|
|
|
AMDILEvergreenDevice.h
|
Resort the #include lines in include/... and lib/... with the
|
2013-01-02 10:22:59 +00:00 |
AMDILInstrInfo.td
|
R600/SI: Use MULADD_IEEE/V_MAD_F32 instruction for mad pattern
|
2013-02-18 14:11:28 +00:00 |
AMDILIntrinsicInfo.cpp
|
Move all of the header files which are involved in modelling the LLVM IR
|
2013-01-02 11:36:10 +00:00 |
AMDILIntrinsicInfo.h
|
Move all of the header files which are involved in modelling the LLVM IR
|
2013-01-02 11:36:10 +00:00 |
AMDILIntrinsics.td
|
R600/SI: Use MULADD_IEEE/V_MAD_F32 instruction for mad pattern
|
2013-02-18 14:11:28 +00:00 |
AMDILISelDAGToDAG.cpp
|
ArrayRefize getMachineNode(). No functionality change.
|
2013-04-19 22:22:57 +00:00 |
AMDILISelLowering.cpp
|
R600: Swap the legality of rotl and rotr
|
2013-05-20 15:02:19 +00:00 |
AMDILNIDevice.cpp
|
Resort the #include lines in include/... and lib/... with the
|
2013-01-02 10:22:59 +00:00 |
AMDILNIDevice.h
|
Resort the #include lines in include/... and lib/... with the
|
2013-01-02 10:22:59 +00:00 |
AMDILRegisterInfo.td
|
|
|
AMDILSIDevice.cpp
|
R600: Clean up datalayout strings so they better match hardware capabilities
|
2013-03-04 17:40:28 +00:00 |
AMDILSIDevice.h
|
|
|
CMakeLists.txt
|
R600: Improve texture handling
|
2013-05-17 16:50:20 +00:00 |
LLVMBuild.txt
|
|
|
Makefile
|
|
|
Processors.td
|
R600/SI: Add processor type for Hainan asic
|
2013-05-14 14:42:56 +00:00 |
R600ControlFlowFinalizer.cpp
|
R600: Some factorization
|
2013-05-17 16:50:02 +00:00 |
R600Defines.h
|
R600: Relax some vector constraints on Dot4.
|
2013-05-17 16:50:32 +00:00 |
R600EmitClauseMarkers.cpp
|
R600: Relax some vector constraints on Dot4.
|
2013-05-17 16:50:32 +00:00 |
R600ExpandSpecialInstrs.cpp
|
R600: Relax some vector constraints on Dot4.
|
2013-05-17 16:50:32 +00:00 |
R600InstrInfo.cpp
|
R600: Relax some vector constraints on Dot4.
|
2013-05-17 16:50:32 +00:00 |
R600InstrInfo.h
|
R600: Relax some vector constraints on Dot4.
|
2013-05-17 16:50:32 +00:00 |
R600Instructions.td
|
R600: Swap the legality of rotl and rotr
|
2013-05-20 15:02:19 +00:00 |
R600Intrinsics.td
|
R600: Improve texture handling
|
2013-05-17 16:50:20 +00:00 |
R600ISelLowering.cpp
|
R600: Swap the legality of rotl and rotr
|
2013-05-20 15:02:19 +00:00 |
R600ISelLowering.h
|
Add LLVMContext argument to getSetCCResultType
|
2013-05-18 00:21:46 +00:00 |
R600MachineFunctionInfo.cpp
|
R600/SI: Share code recording ShaderTypeAttribute between generations
|
2013-04-01 21:47:53 +00:00 |
R600MachineFunctionInfo.h
|
R600: Use .AMDGPU.config section to emit stacksize
|
2013-04-23 17:34:12 +00:00 |
R600MachineScheduler.cpp
|
R600: Use bottom up scheduling algorithm
|
2013-05-17 16:50:56 +00:00 |
R600MachineScheduler.h
|
R600: Use bottom up scheduling algorithm
|
2013-05-17 16:50:56 +00:00 |
R600Packetizer.cpp
|
R600: Relax some vector constraints on Dot4.
|
2013-05-17 16:50:32 +00:00 |
R600RegisterInfo.cpp
|
R600: Use bottom up scheduling algorithm
|
2013-05-17 16:50:56 +00:00 |
R600RegisterInfo.h
|
R600: Use bottom up scheduling algorithm
|
2013-05-17 16:50:56 +00:00 |
R600RegisterInfo.td
|
R600: Rename 128 bit registers.
|
2013-05-17 16:50:09 +00:00 |
R600Schedule.td
|
R600: Rework Scheduling to handle difference between VLIW4 and VLIW5 chips
|
2013-04-30 00:14:17 +00:00 |
R600TextureIntrinsicsReplacer.cpp
|
R600: Improve texture handling
|
2013-05-17 16:50:20 +00:00 |
SIAnnotateControlFlow.cpp
|
R600/SI: Check for empty stack in SIAnnotateControlFlow::isTopOfStack
|
2013-02-14 08:00:33 +00:00 |
SIDefines.h
|
R600/SI: Emit config values in register value pairs.
|
2013-04-15 17:51:35 +00:00 |
SIInsertWaits.cpp
|
R600/SI: fix inserting waits for all defines
|
2013-03-18 11:33:45 +00:00 |
SIInstrFormats.td
|
R600/SI: Use the same names for VOP3 operands and encoding fields
|
2013-05-20 15:02:08 +00:00 |
SIInstrInfo.cpp
|
R600/SI: dynamical figure out the reg class of MIMG
|
2013-04-10 08:39:16 +00:00 |
SIInstrInfo.h
|
R600/SI: adjust writemask to only the used components
|
2013-04-10 08:39:08 +00:00 |
SIInstrInfo.td
|
R600/SI: Add patterns for 64-bit shift operations
|
2013-05-20 15:02:12 +00:00 |
SIInstructions.td
|
R600/SI: Add patterns for 64-bit shift operations
|
2013-05-20 15:02:12 +00:00 |
SIIntrinsics.td
|
R600/SI: Add intrinsic for MIMG IMAGE_GET_RESINFO opcode
|
2013-05-06 23:02:19 +00:00 |
SIISelLowering.cpp
|
R600/SI: Make fitsRegClass() operands const
|
2013-05-20 15:02:01 +00:00 |
SIISelLowering.h
|
R600/SI: Make fitsRegClass() operands const
|
2013-05-20 15:02:01 +00:00 |
SILowerControlFlow.cpp
|
R600/SI: replace WQM intrinsic
|
2013-03-26 14:03:50 +00:00 |
SIMachineFunctionInfo.cpp
|
R600/SI: Share code recording ShaderTypeAttribute between generations
|
2013-04-01 21:47:53 +00:00 |
SIMachineFunctionInfo.h
|
R600/SI: Share code recording ShaderTypeAttribute between generations
|
2013-04-01 21:47:53 +00:00 |
SIRegisterInfo.cpp
|
R600/SI: switch back to RegPressure scheduling
|
2013-03-26 14:04:02 +00:00 |
SIRegisterInfo.h
|
R600/SI: switch back to RegPressure scheduling
|
2013-03-26 14:04:02 +00:00 |
SIRegisterInfo.td
|
R600/SI: dynamical figure out the reg class of MIMG
|
2013-04-10 08:39:16 +00:00 |
SISchedule.td
|
|
|