Files
llvm-6502/test/CodeGen/ARM
Nadav Rotem e757f00446 Currently targets that do not support selects with scalar conditions and vector operands - scalarize the code. ARM is such a target
because it does not support CMOV of vectors. To implement this efficientlyi, we broadcast the condition bit and use a sequence of NAND-OR
to select between the two operands. This is the same sequence we use for targets that don't have vector BLENDs (like SSE2).

rdar://12201387



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162926 91177308-0d34-0410-b5e6-96231b3b80d8
2012-08-30 19:17:29 +00:00
..
2012-04-10 03:15:42 +00:00
2012-06-11 08:07:26 +00:00
2012-02-28 02:08:50 +00:00
2011-03-14 21:05:21 +00:00
2012-06-15 21:32:12 +00:00
2011-12-19 23:26:44 +00:00
2011-12-19 23:26:44 +00:00
2012-04-16 20:56:42 +00:00
2012-04-16 20:56:42 +00:00
2011-11-14 18:03:05 +00:00
2011-11-29 23:09:16 +00:00
2011-11-29 23:09:16 +00:00
2010-10-22 22:04:28 +00:00
2011-03-15 01:49:08 +00:00
2011-04-01 03:36:33 +00:00
2011-07-26 20:49:44 +00:00
2010-11-29 22:39:38 +00:00